

FPGA setup TOE/UDP10G-IP with CPU Demo

1	Overview	1
2	Test environment setup when using FPGA and PC	2
3	Test environment setup when using two FPGAs	13
4	Revision History	19



FPGA setup TOE/UDP10G-IP with CPU Demo

Rev3.2 5-Jul-23

1 Overview

This document describes how to setup FPGA board and prepare the test environment for running TOE10G-IP or UDP10G-IP demo. The user can setup two test environments for transferring TCP data or UDP data via 10Gb Ethernet connection by using TOE10G-IP or UDP10G-IP, as shown in Figure 1-1.



Figure 1-1 Two test environments for running the demo

First uses one FPGA board and Test PC with 10Gb Ethernet card for transferring the data. TestPC runs test application to transfer data with TOE10G-IP/UDP10G-IP on FPGA - tcpdatatest for TCP/IP half-duplex test, tcp_client_txrx_40G for TCP/IP full-duplex test, or udpdatatest for UDP/IP test. Also, NiosII terminal is run on Test PC to be user interface console.

Second uses two FPGA boards which may be different board. Both boards run TOE10G-IP or UDP10G-IP demo with assigning the different initialization mode (Client or Server) for transferring data.



2 Test environment setup when using FPGA and PC

Before running the test, please prepare following test environment.

- FPGA development board: Arria10 SoC/Arria10 GX/Cyclone10 GX/Stratix10 GX (H-Tile)/Stratix10 MX development board
- PC with 10 Gigabit Ethernet or connecting with 10 Gigabit Ethernet card
- 10Gb Ethernet cable:
 - a) 10 Gb SFP+ Passive Direct Attach Cable (DAC) which has 1-m or less length
 - b) 10 Gb SFP+ Active Optical Cable (AOC)
 - c) 2x10 Gb SFP+ transceivers (10G BASE-R) with optical cable (LC to LC, Multimode)
 - d) For Stratix10 GX board/Stratix10 MX board, QSFP+ to four SFP+ cable
- micro USB cable for JTAG connection
- Test application provided by Design Gateway for running on Test PC: TOE10G-IP: "tcpdatatest.exe" and "tcp_client_txrx_40G.exe" UDP10G-IP: "udpdatatest.exe"
- QuartusII Programmer and NiosII command shell, installed on PC

<u>Note</u>: Example hardware for running the demo is listed as follows.

- [1] 10G Network Adapter: Intel X520-DA2 <u>http://www.intel.com/content/www/us/en/network-adapters/converged-network-adapters/</u> <u>ethernet-x520-server-adapters-brief.html</u>
- [2] a) 10-Gigabit SFP+ AOC cable (AOC-S1S1-001) <u>https://www.10gtek.com/10gsfp+aoc</u>
 b) 40-Gigabit QSFP+ to 4x10-Gigabit SFP+ cable

https://www.finisar.com/active-optical-cables/fcbn510qe2cxx

[3] PC: Motherboard ASUS Z170-K, 32 GB RAM, and 64-bit Windows7 OS





Figure 2-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->PC) on Arria10 SoC

<u>Note</u>: Four LEDs are applied to show IP timeout status when the configuration file of the demo uses 1-hour timeout TOE10G-IP/UDP10G-IP. After running for 1 hour, the IP stops the operation. All LEDs are blinked to notify that the IP now is timeout. User needs to reconfigure FPGA to restart the test.





Figure 2-2 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->PC) on Arria10 GX









Figure 2-4 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->PC) on Stratix10 GX







The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Turn off power switch and connect power supply to FPGA board.
- 2) Connect micro USB cable from FPGA board to PC for JTAG programming and JTAG UART.



Figure 2-6 Power connection and microUSB connection

- 3) Connect 10Gb Ethernet cable between FPGA board and PC.
 - a) For the board except Stratix10 GX and Stratix10 MX board, insert 10 Gb SFP+ DAC (Length<1m), AOC or SFP+ transceiver with LC-LC cable) between FPGA board and PC.
 - b) For Stratix10 GX/Stratix10 MX board, insert QSFP+ to 4 SFP+ cable between FPGA board and PC. Use SFP+ no.1 to connect to QSFP1, as shown in Figure 2-7. Note: Stratix10 MX board which has two QSFP28 connectors, use the right connector.





- 4) Turn on power switch on FPGA board.
- 5) For Arria10 SoC board, set programmable clock to 322.265625 MHz by using "Clock Control" application as following step.
 - i. Open "Clock Controller" application.
 - ii. Select Si5338 tab (U50) and set CLK3 frequency = 322.265625 MHz.
 - iii. Click "Set" button and wait until the application is active again.
 - iv. Close Clock controller application.

Si5338(U42)	Si5338(U49) Si5	338(U50))	
Register		Frequen	cy (MHz)	Disable All
CLK0	125.000000	CLK0	125.000000	Disable CLK0
CLK1	270.000314	CLK1	270.000314	Disable CLK1
CLK2	99.999806	CLK2	99.999806	Disable CLK2
CLK3	322.265625	CLK3	322.265625	Disable CLK3
F_vco: 2578	.125000 MHz Default	Read	Set	Import
ssages				

Figure 2-8 Reference clock programming



- 6) Open QuartusII Programmer to program FPGA through USB-1 by following step.
 - i. Click "Hardware Setup..." to select USB-BlasterII[USB-1].
 - ii. Click "Auto Detect" and select FPGA number.
 - iii. Select Arria 10/Cyclone 10/Stratix 10 device icon.
 - iv. Click "Change File" button, select SOF file in pop-up window and click "open" button.
 - v. Check "program".
 - vi. Click "Start" button to program FPGA.
 - vii. Wait until Progress status is equal to 100%.

Quartus Prime Programmer Standard Edition -	[Chain1.cdf]*									×
	. Teh							Search altera	.com	
Click Hardware Setup -> USB-	1						Wait unti	I Progres	s = 100	%
Hardware Setup USB-Blasterii [USB-1]			Mode: JTA	G	•	Progre	ISS:	100% (Succ	essful)	
Enable real-time ISP to allow background program	nming when available									
Vi Click "Start" button	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP
D:/Demo/TOE10CPUTest	10as066n3f40e2sge2	1D3900EA	FFFFFFF	V v						
<pre></pre>	SOCVHPS	00000000	<none></none>		Check "I	Program	"			
Auto Detect Select FPGA number	5M2210Z	00000000	<none></none>							
X Delete]			
Add File Click "Change File"	button -> Select		III							F
Change File	XXX.SOF									-
Image: Save File Image: Market Save File Image: Save File		A →	SM2210Z	5542	2210Z					THE STREET
× All ② ▲ ▲ ▼ < <filter>></filter>										
Type ID Message										-
209061 Ended Programmer	operation at We	ed Mar 07	16:37:55 2	018						-
es:										4
System (6) Processing										

Figure 2-9 FPGA Programmer



- 7) Open NiosII command shell.
 - i. Type "nios2-terminal" to run the console.

Altera Nios2 Command Shell	♦ : User Input ♦ : User Output
Version 18.0, Build 219	· · · ·
Command to run terminal \$ nios2-termina1 nios2-termina1: connected to hardware target using JTAG nios2-termina1: "USB-BlasterII [USB-1]", device 2, inst nios2-termina1: (Use the IDE stop button or Ctrl-C to t	UART on cable ance 0 erminate)



- ii. Input '0' to initialize TOE10G-IP/UDP10G-IP in client mode (asking PC MAC address by sending ARP request).
- iii. Default parameter in client mode is displayed on the console.

TOE10G-IP	UDP10G-IP • : User Input • : User Output
+++ TOE10GIP with CPU Demo [IPVer = 1 1] in client mode Input mode : [0] Client [1] Server =>0	UDP10GIP with CPU Demo [IPVer = 1.5 Input '0' to initialize Input mode : [0] Client [1] Server =>0
Window Update Gap = 0 Reverse Packet = ENABLE Mode = CLIENT FPGA MAC address = 0×000102030405 FPGA IP = $192.168.7.42$	+++ Current Network Parameter +++fode= CLIENIFPGA MAC address= 0x000102030405FPGA IP= 192.168.7.42FPGA port number= 4000
FPGA port number = 60000 Target IP	Target IP = 192.168.7.25 Target port number (Target->FPGA) = 61000 Target port number (FPGA->Target) = 60000 Press 'x' to skip parameter setting:

Figure 2-11 Message after system boot-up

If Ethernet connection has the problem and the status is linked down, the error message is displayed on the console instead of welcome message, as shown in Figure 2-12.

+++ UDP1	OGIP with	CPU Demo	[IPVer :	= 1.5]	++ Erre	or message when ernet does not link up
WARNING: WARNING: WARNING: WARNING: WARNING: WARNING: WARNING:	Link not Link not Link not Link not Link not Link not Link not	connect !! connect !! connect !! connect !! connect !! connect !!	Please Please Please Please Please Please Please	check check check check check check check	cable cable cable cable cable cable cable	connection connection connection connection connection connection

Figure 2-12 Error message when cable is linked down



iv. User enters 'x' to skip parameter setting for using default parameters to begin system initialization, as shown in Figure 2-13. If user enters other keys, the menu for changing parameter is displayed, similar to "Reset TCPIP parameters" menu. The example when running the main menu is described in "dg_toe10gip_cpu_instruction" or "dg_udp10gip_cpu_instruction" document.



<u>Note</u>: Transfer performance in the demo depends on Test PC specification in Test platform. The best performance can be achieved when the test is run by using FPGA-to-FPGA connection.



3 Test environment setup when using two FPGAs

Before running the test, please prepare following test environment.

- Two FPGA development boards which are the same board or different board, Arria10 SoC/Arria10 GX/Cyclone10 GX/Stratix10 GX (H-Tile)/Stratix10 MX development board
- 10Gb Ethernet cable:
 - a) 10 Gb SFP+ Active Optical Cable (AOC)
 - b) 2x10 Gb SFP+ transceiver (10G BASE-R) with optical cable (LC to LC, Multimode)
 - c) For Stratix10 GX board, QSFP+ to four SFP+ cable
- Two micro USB cables, one cable for connecting one FPGA board to PC
- QuartusII Programmer for programming FPGA and NiosII command shell, installed on PC



Figure 3-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->FPGA)



The step to setup test environment by using two FPGAs is described in more details as follows.

Follow step 1) - 5) of topic 2 (Test environment setup when using FPGA and PC) to prepare FPGA board.

<u>Warning</u>: For Arria10 SoC board, Clock controller for programming clock to 322.265625 MHz could be used when only one FPGA is connected to PC. User connects one micro USB cable to set clock on one Arria 10 SoC board at a time. If two Arria 10 SoC boards are used in the test, user must switch micro USB cable to program clock on the 2nd board after finishing the 1st board setting. After that, two micro USB cables for connecting two FPGA boards to PC are allowed.

1) Connect 10Gb Ethernet cable between two FPGA boards.





2) Connect micro USB cable of each FPGA board to PC. After that, PC detects two USB-Blaster cables as USB-1 and USB-2 from two USB connections with two FPGA boards. Follow step 1) - 6) of topic 2 (Test environment setup when using FPGA and PC) for FPGA configuration.

Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window. Currently selected hardware: USB-Blasterll [USB-2] III Hardware
Currently selected hardware: USB-Blasteril [USB-2]
No Hordword
Available hardware items USB-Blasteril [USB-1]
Hardware USB-Blasteril [USB-2]
USB-Blasteril Local USB-1 USB-Blasteril Local USB-2 Remove Hards

3) Open QuartusII Programmer to program FPGA board#1 by using USB-1 connection and then switch to program FPGA board#2 by using USB-2 connection.

Quartus Prime Programmer Standard Edition - [Cha Ele Edit View Processing Tools Window He a) Click Hardware Setup Image: Antiper Setup USB-Blasterll [USB-1] Enable real-time ISP to allow background programming Image: Auto Detect Image: Auto Detect <th>Hardware Setup Hardware Settings JTAG Settings Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window. Currently selected hardware: USB-Blasterf [USB-1] Available hardware tem USB-Blasterf [USB-2] WISB-Blasterf [USB-2] WisB-Blasterf [USB-2] USB-Blasterf [USB-2] USB-Blasterf [USB-2] USB-Blasterf [USB-2] C) Click Close button C Close C Close</th>	Hardware Setup Hardware Settings JTAG Settings Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window. Currently selected hardware: USB-Blasterf [USB-1] Available hardware tem USB-Blasterf [USB-2] WISB-Blasterf [USB-2] WisB-Blasterf [USB-2] USB-Blasterf [USB-2] USB-Blasterf [USB-2] USB-Blasterf [USB-2] C) Click Close button C Close C Close
Figure	3-4 Select USB-BlasterII



- 4) Open NiosII Command Shell.
 - i. Run nios2-terminal --cable 1 command for FPGA#1
 - ii. Run nios2-terminal -cable 2 command for FPGA#2

Board#1 console	♦ : User Input ♦ : User Output ♦ : User Output				
Altera Nios2 Command Shell	Altera Nios2 Command Shell				
Version 18.0, Build 219	Version 18.0, Build 219				
f <u>pga@DGFPGA2=PC_/cygdrive</u> intelFPGA_pro/18.0 \$ <u>nios2-terminalcable 1</u> nios2-terminal: connected to hardware target u nios2-terminal: "USB-BlasterII [USB-1]", devic nios2-terminal: (Use the IDE stop button or Ct	f <u>pga@DGFPGA2-PC_cygdrive</u> \$ <u>nios2-terminalcable 2</u> nios2-terminal: connected to hardware target u nios2-terminal: "USB-BlasterII [USB-2]", devic nios2-terminal: (Use the IDE stop button or Ct				

Figure 3-5 Run NiosII terminal on two consoles

- 5) Set the input to the console. To initialize by Server-Client mode, run following steps.
 - i. Set '1' on console of FPGA board#1 for running Server mode.
 - ii. Set '0' on console of FPGA board#2 for running Client mode.
 - iii. Default parameters for Server or Client are displayed on the console, as shown in Figure 3-6.





6) Input 'x' to use default parameters or other keys to change parameters. The parameters of Server mode must be set before Client mode.

When running TOE10G-IP,

- i. Set parameters on Server console.
- ii. Set parameters on Client console to start IP initialization by transferring ARP packet.
- iii. After finishing initialization process. "IP initialization complete" and main menu are displayed on Server console and Client console.





When running UDP10G-IP,

- i. For Server mode, if user does not change default parameters, input 'x' to skip parameter setting.
- ii. For Client mode, user must change target port number (Target->FPGA) to use same value as target port number (FPGA->Target).
- iii. After finishing initialization process, "IP initialization complete" and main menu are displayed on Server console and Client console.



Figure 3-8 Main menu of UDP10G-IP



4 Revision History

Revision	Date	Description
1.0	19-Mar-18	Initial version release
1.1	27-Mar-18	Add Part A (FPGA<->PC test)
1.2	4-Apr-18	Correct optical cable in Figures and the descriptions
1.3	5-Feb-19	Add Arria 10 GX board and change software to tcp_client_txrx_40G
1.4	31-May-19	Add timeout LED descriptions
1.5	20-Aug-19	Add Cyclone10 GX board
2.0	18-Jun-20	Remove test result on the console
3.0	26-Aug-20	TOE10G-IP and UDP10G-IP
3.1	4-Mar-21	Support S10MX board
3.2	8-Apr-22	Update Figure 2-11 and Figure 3-6