

FPGA set up for TOE/UDP10G-IP with CPU Demo

Rev3.3 13-Mar-23

1 Overview

This guide provides instructions on how to setup an FPGA board and create a test environment for running the TOE10G-IP or UDP10G-IP demo. The user has the option to create two test environments for transferring TCP or UDP data via a 10G Ethernet connection using either TOE10G-IP or UDP10G-IP. Figure 1-1 illustrates these two options.



Figure 1-1 Two test environments for running the demo



The first test environment requires one FPGA board and a PC with a 10G Ethernet card for data transfer. The PC runs a test application, such as tcpdatatest (half-duplex test for TOE10G-IP), tcp_client_txrx_40G (full-duplex test for TOE10G-IP), or udpdatatest (test application for UDP10G-IP). The Serial console is also run on the PC to act as the user interface console.

The second test environment involves two FPGA boards which may be different from each other. Both boards run the TOE10G-IP or UDP10G-IP demo, with different initialization mode assigned (Client or Server).



2 Test environment setup using an FPGA and PC

Before running the demo using an FPGA and PC, please prepare the following.

- FPGA development boards: ZC706/ZCU102/ZCU106/KCU105/VCU118/KCU116/ZCU111 board
- PC with a 10 Gigabit Ethernet or 10 Gigabit Ethernet card installed
- 10 Gb Ethernet cable:
 - a) 10 Gb SFP+ Passive Direct Attach Cable (DAC) with a length of 1-m or less
 - b) 10 Gb SFP+ Active Optical Cable (AOC)
 - c) 2x10 Gb SFP+ transceiver (10G BASE-R) with an optical cable (LC to LC, Multimode)
 - d) For VCU118 board only, QSFP+ to four SFP+ cable
- USB cable for connecting the FPGA board to the PC
 - a) ZCU102, ZCU106, KCU105, VCU118 and KCU116: 2 micro USB cables for programming FPGA and Serial console
 - b) ZC706: 1 mini USB cable for programming FPGA and 1 micro USB cables for Serial console.
 - c) ZCU111: 1 micro USB cable for programming FPGA and Serial console.
- Test application provided by Design Gateway for running on PC:
 - a) TOE10G-IP: "tcpdatatest.exe" and "tcp_client_txrx_40G.exe"
 - b) UDP10G-IP: "udpdatatest.exe"
- Serial console software such as TeraTerm installed on the PC. The console settings are Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming FPGA, installed on the PC

<u>Note</u>: The hardware listed below is an example for running the demo.

[1] 10G Network Adapter: Intel X710-DA2 <u>https://ark.intel.com/content/www/us/en/ark/products/83964/intel-ethernet-converged-ne</u> <u>twork-adapter-x710da2.html</u>

[2] a) 10-Gigabit SFP+ AOC cable (AOC-S1S1-001)

<u>https://www.10gtek.com/10gsfp+aoc</u>
 b) 40-Gigabit QSFP to 4x10-Gigabit SFP+ cable
 <u>https://www.digikey.sg/htmldatasheets/production/1756903/0/0/1/fcbn510qe2cxx-prelimi</u>
 <u>nary.html</u>

[3] Test PC:

Motherboard:	ASUS PRIME Z690M-Plus D4
CPU:	Intel i5-12600K CPU 3.7 GHz
RAM:	64 GB DDR4
OS:	64-bit Windows10 OS





Figure 2-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on ZC706









Figure 2-3 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on ZCU106





Figure 2-4 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on KCU105















The steps for setting up a test environment using an FPGA and a PC are described below.

- 1) Check the DIPSW and jumper settings on the FPGA board.
 - a) The board setting on ZC706 board is shown in Figure 2-8.
 - Insert jumper to J17 to enable Tx SFP+
 - Set SW11 to configure PS from JTAG
 - Set SW4 to use USB-JTAG.



Figure 2-8 ZC706 board setting

- b) The board setting on ZCU102/ZCU106/ZCU111 boards is shown in Figure 2-9.
 - Set SW6=all ONs to use USB-JTAG
 - Only ZCU102, insert jumper to J16 to enable Tx SFP+



TxDisable Jumper@J16

ZCU102

Figure 2-9 ZCU102/ZCU106/ZCU111 board setting

DG

dg_toeudp10gip_fpgasetup_xilinx.doc

c) The board setting on KCU105 board is shown in Figure 2-10. Insert jumper to J6 to enable Tx SFP+.



Figure 2-10 Insert jumper to enable SFP+ on KCU105

- 2) Connect a micro USB cable from the FPGA board to the PC for JTAG programming.
- Connect a micro USB cable (for ZCU102/KCU105/VCU118/KCU116 boards) or a mini USB cable (ZC706 board) from the FPGA board to the PC for USB UART.
- 4) Connect the power supply to the FPGA development board.
- Connect the 10G Ethernet cable between the FPGA board and the PC.

 a) For ZCU102/ZCU106/KCU105/ZC706/KCU116/ZCU111 boards, insert a 10 Gb SFP+ DAC (Length<1m), AOC, or SFP+ transceiver with an LC-LC cable. Some boards have multiple SFP connectors, so use the appropriate channel as shown in Figure 2-11.



Figure 2-11 SFP+ channel using on ZCU102/ZCU106/KCU105 board



b) For VCU118, insert QSFP+ to 4 SFP+ cable between the FPGA board and the PC. Use SFP+ no.1 to connect to QSFP1, connector on the right side, as shown in Figure 2-12.





- 6) Power on the FPGA board.
- 7) Open the Serial console. When the FPGA board is connected to the PC, multiple COM ports from the FPGA connection are detected and displayed in the Device Manager. For KCU105/VCU118/KCU116 boards, select the Standard COM port. For ZCU102/ZCU106, select the COM port number of Interface0. For ZCU102/ZCU106, select the lowest value of USB Serial port Use following setting on the Serial console: Baud rate=115,200, Data=8-bit, Non-Parity, and Stop = 1.

Device Manager KCU105/VCU118/KCU116	
Eile Action View Help	
⇔ ⇒ 🖬 🖾 🖬 🖳 💺 🗙 📀	
> 🛄 Monitors	
> 🚽 Network adapters	
> 📃 Portable Devices	
✓ Ports (COM & LPT) Select Standard COM Port	
Communications Port (COM1)	
Silicon Labs Dual CP2105 USB to UART Bridge: Enhanced COM Port (COM10)	
	and a concerning a first strength of the
, G. militari	Tera Term: Serial port setup
	Port: COM11 V
Device Manager ZCU102/ZCU106	UK UK
<u>File Action View Help</u>	Baud rate: 115200 V
	Data: 8 bit ∨ Cancel
Portable Devices	Parity: none
Ports (COM & LPT) Select COM port Interface 0	
Communications Port (COM1)	<u>Stop:</u> 1 bit ∨ <u>H</u> eip
💭 Silicon Labs Quad CP2108 USB to UART Bridge: Interface 0 (COM15)	Flow control: none ~
Silicon Labs Quad CP2108 USB to UART Bridge: Interface 1 (COM14)	
Silicon Labs Quad CP2108 USB to UART Bridge: Interface 2 (COM17)	Transmit delav
Silicon Labs Quad CP2108 USB to UART Bridge: Interface 3 (COM16)	
> 📇 Print queues	U msec <u>/c</u> har U msec <u>/l</u> ine
7011111	
Device Manager	
File Artice View Hele	
> 🚺 Other devices	
V 📮 Ports (COM & LPT)	
Eclost the first UCD Cario Dart	
USB Serial Port (COM6)	
USB Serial Port (COM7)	



- 8) Download configuration file and firmware to the FPGA board
 - a) For ZCU102/ZCU106/ZC706/ZCU111 boards, open the Vivado TCL shell and change the current directory to the download folder that includes the demo configuration file. Type "XXX10gtest_boardname.bat", as shown in Figure 2-14.



Figure 2-14 Example command script for download to ZCU102/ZCU106/ZC706 by Vivado tool

b) For KCU105/VCU118/KCU116 boards, use the Vivado tool to program the configuration file, as shown in Figure 2-15.

	HARDWARE MANAGER - unconnected
Elle Flow Iools Window Help Q- Quick Access	No hardware target is open. Open target
	Hardware Auto Connect
Quick Start Create Project > Open Project >	Open New Target HARDWARE M AGER - localhost/xilinx_tct/Digile
Tacks	Hardware ? _ □ Ľ × Q 素 ♠ Ø ▶ ≫ ■ ✿
Anage IP > a. Click Open Hardware Manager	✓ I localhost (1) ✓ I localhost (1) ✓ I localhost (2000 Connected to program bit file ✓ III with 2000 Connected to program bit file
Xilinx Tcl Store >	YokuU40_U (1) Not programm SysMon (System Monitor) Program vice
	Select a bitsty wam programming file and download it to your bardware device. You can optic e. Click "…" to select Programming the debug cores cont file (XXX10GIPTest_boardname.bit)
	Bitstream file: D:/Temp/UDP10GIPTest_KCU105.bit Debug probes file: Image: Comparison of the startup check Image: Comparison of the startup check Image: Comparison of the startup check
Figure 2-15	f. Click Program button to start FPGA programming Program Cancel S Program FPGA by Vivado



- 9) Upon opening the Serial console, a welcome message will be displayed.
 - i) Input '0' to initialize the TOE10G-IP/UDP10G-IP in Client mode that asks for the PC MAC address through sending ARP request packet.
 - ii) The default parameter in Client mode will be shown on the console.



Figure 2-16 Message after system boot-up

However, if there is an Ethernet connection problem and the status is linked down, an error message will be displayed instead of the welcome message, as shown in Figure 2-17.

+++ UDP1	ØGIP with	CPU Demo	[]PVer	= 1.5]	++ Et	rror message when hernet does not link up
WARNING: WARNING: WARNING: WARNING: WARNING: WARNING: WARNING:	Link not Link not Link not Link not Link not Link not Link not	connect !! connect !! connect !! connect !! connect !! connect !!	Please Please Please Please Please Please Please	check check check check check check check	cable cable cable cable cable cable cable	e connection e connection e connection e connection e connection e connection
Figu	ure 2-17 E	rror messad	ge when	ethern	et coi	nnection is down



iii) If the user wishes to skip parameter setting and use default parameters to start the system initialization, input 'x' as shown in Figure 2-18. If any other keys are entered, the menu for changing parameter will appear, similar to the "Reset TCPIP/UDPIP parameters" menu. The examples of running the main menu of TOE10G-IP and UDP10G-IP are described in "dg_toe10gip_cpu_instruction" and "dg_udp10gip_cpu_instruction" document, respectively.



Note: The transfer performance in the demo is reliant on the PC resource in Test platform.



3 Test environment setup using two FPGAs

Before running the demo using two FPGAs, please prepare the following.

- Two FPGA development boards, which can either be the same or different boards, such as ZC706/ZCU102/ZCU106/KCU105/VCU118/KCU116/ZCU111
- 10G Ethernet cable:
 - a) 10 Gb SFP+ Active Optical Cable (AOC)
 - b) 2x10 Gb SFP+ transceiver (10G BASE-R) with optical cable (LC to LC, Multimode)
 - c) For VCU118, use QSFP+ to 4 SFP+ cable
- Micro USB cables for programming the FPGA and connecting between FPGA board and PC
- Mini USB cable (ZC706 board) or micro USB cable (ZCU102/KCU105/VCU118/KCU116 board) for Serial console, connecting between FPGA board and PC
- Serial console software such as TeraTerm, installed on PC. The console setting is Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming the FPGA installed on the PC



Figure 3-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->FPGA)



The steps for setting up a test environment using two FPGAs are described below.

To begin, follow steps 1) - 8) of Topic 2 (Test environment setup using an FPGA and PC) to prepare the FPGA board and SFP+ connection for running the demo. Once the two FPGA boards have been completely configured, the Serial console will display a menu to select Client or Server mode. Below shows the next steps in details.

- 1) Open the Serial console for FPGA board#1 and FPGA board#2, which are set to initialize in Server mode and Client mode, respectively.
 - i) Set '1' on the Serial console of FPGA board#1 for running in Server mode.
 - ii) Set '0' on the Serial console of FPGA board#2 for running in Client mode.
 - iii) The default parameters for the selected mode will be displayed on the console, as shown in Figure 3-2.





2) Input 'x' to use default parameters, or use other keys to change parameters. The parameters of Server mode must be set before Client mode.

When running TOE10G-IP,

- i) Set parameters on the Server Serial console (board#1 console).
- ii) Set parameters on the Client Serial console (board#2 console) to start IP initialization by transferring ARP packet.
- iii) After finishing the initialization process, "IP initialization complete" and the main menu will be displayed on the Server and Client consoles.

Board#1 Console (Server)	10G-IP Board#2 Console (Client) ◆ : User Input ◆ : User Output		
<pre>+++ TOE10GIP with CPU Demo [IPVer = 1.17] +++ Input mode : [0] Client [1] Server => 1 +++ Current Network Parameter +++ Window Update Gap = 0 Reverse Packet = ENABLE Mode = SERUER FPGA MAC address = 0x001122334455 FPGA Port number = 60001 Target IP = 192.168.7.42 Iarget port number = 60000 Press 'x' to skip parameter setting [x] IP initialization complete</pre>	<pre>+++ TOE10GIP with CPU Demo [IPUer = 1.17] +++ Input mode : [0] Client [1] Server => 0 +++ Current Network Parameter +++ Window Update Gap = 0 Reverse Packet = ENABLE Mode = CLIENT FPGA MAC address = 0x000102030405 FPGA IP = 192.168.7.42 FPGA port number = 60000 Iarget IP = 192.168.7.25 Iarget port number = 60001 Press 'x' to skip parameter setting [x] IP initialization complete</pre>		
TOE10G-IP menu [0] : Display ICPIP parameters [1] : Reset ICPIP parameters [2] : Send Data Test (TOEIP -> Target) [3] : Receive Data Test (Target -> TOEIP) [4] : Full duplex Test (TOEIP <-> Target)	TOE10G-IP menu [0]: Display TCPIP parameters [1]: Reset TCPIP parameters [2]: Send Data Test (TOEIP -> Target) [3]: Receive Data Test (Target -> TOEIP) [4]: Full duplex Test (TOEIP <-> Target)		

Figure 3-3 Main menu of TOE10G-IP





When running UDP10G-IP,

- i) For Server mode (board#1 console), if user does not change the default parameters, input 'x' to skip parameter setting.
- ii) For Client mode, the user must change Target port number (Target->FPGA) to use same value as Target port number (FPGA->Target).
- iii) After finishing initialization process, "IP initialization complete" and the main menu will be displayed on the Server and Client consoles.

	Board#1 Console	UDP	10G-IP	Board#2 Console	• : User Input	
	(Server)		1	(Client)	• : User Output	
(Server) +++ UDP10GIP with CPU Demo [IPUer = 1.5] +++ Input mode : [0] Client [1] Server => 1 +++ Current Network Parameter +++ Mode = SERVER PFCA MAC address = 0x001122334455 FPGA MAC address = 0x001122334455 FPGA port number = 60000 Iarget IP = 192.168.7.42 Iarget port number (Target->FPGA) = 4000 Target port number (Target->FPGA) = 4000 Target port number (FPGA->Target) = 4000 Press 'x' to skip parameter setting × IP initialization complete UDP10G-IP menu [0] : Display UDPIP parameters [1] : Reset UDPIP parameter [2] : Send Data Test (UDPIP -> Target) [3] : Receive Data Test (UDPIP <-> Target) [4] : Full duplex Test (UDPIP <-> Target)		<pre>+++ UDP10GIP with CPU Demo [IPUer = 1.5] +++ Input mode : [0] Client [1] Server => 0 +++ Current Network Parameter +++ Mode = CLIENT FPGA MAC address = 0x000102030405 FPGA IP = 192.168.7.42 FPGA IP = 192.168.7.42 FPGA port number (Target->FPGA) = 61000 Target port number (Target->FPGA) = 61000 Target port number (FPGA-Target) = 60000 Invalid input : Parameter not change Input FPGA IP address : n Invalid input : Parameter not change Input FPGA IP address : n Invalid input : Parameter not change Input FPGA Port number (Target->FPGA) Invalid input : Parameter not change Input FPGA IP address : n Invalid input : Parameter not change Input Target IP address : n Invalid input : Parameter not change Input Target IP address : n Invalid input : Parameter not change Input Target port number (Target->FPGA) : 60000 iii Change Target port number (Target->FPGA) : 60000 iii Di Di</pre>				
			+++ Current Netwo Mode FPGA MAC address FPGA IP FPGA port number Iarget IP Iarget port numbe <u>Iarget port numbe</u> MARNING: Please a IP initialization of UDP10G-IP menu [0] : Display UDP11 [1] : Reset UDPIP p [2] : Send Data Te: [3] : Receive Data [4] : Full duplex (rk Parameter +++ = CLIENT = 0x000102030405 = 192.168.7.42 = 4000 = 192.168.7.25 r (Target->FPGA) = 6 r (FPGA->Target) = 6 lso change IP settin complete P parameters parameter st (UDPIP -> Target) Test (Target -> UDPI Test (UDPIP <-> Target)	New parameters for client mode	

Figure 3-4 Main menu of UDP10G-IP



4 Revision History

Revision	Date	Description
3.3	13-Mar-23	Update Figure 2-9
3.2	9-Mar-23	Add KCU116 and ZCU111 boards
3.1	15-Mar-22	Update Figure 2-16, Figure 3-2, and Figure 3-3
3.0	21-Aug-20	TOE10G-IP and UDP10G-IP
2.0	21-Jul-20	Remove test result on the console
1.1	8-Mar-19	Support FPGA <-> FPGA test and ZCU102
1.0	15-Sep-17	Initial version release