本文へスキップ

The Expert of IP Core & Embedded

┃

Technical & Marketing Document Updates

NVMe-IP ┃SATA-IP┃TOE-IP┃UDP-IP┃AS-IP

IP core Brochure

Intel Gigabit IP core series Brochure Rev2.3EA 2018.5
Xilinx Gigabit IP core series Brochure Rev2.3EX 2018.5

NVMeG4-IP

Xilinx NVMeG4 IP Datasheet Rev1.1 - Updated 2020.5
Xilinx NVMeG4 IP 2ch RAID0 Reference Design Document Rev1.0 - New 2020.5
Xilinx NVMeG4 IP 2ch RAID0 Demo Instruction Document Rev1.0 - New 2020.5
Xilinx NVMeG4 IP Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMeG4 IP Reference Design Document Rev1.0 - New 2020.1
Xilinx NVMeG4-IP / NVMe-IP Presentation Rev2.1 2020.1

NVMeG3-IP

Intel NVMeG3 IP Datasheet Rev1.0 - New 2020.4
Intel NVMeG3 IP Reference Design Document Rev1.0 - New 2020.4
Intel NVMeG3 IP Demo Instruction Document Rev1.0 - New 2020.4
Intel NVMeG3-IP / NVMe-IP Presentation Rev2.0 2020.4
Xilinx NVMeG3 IP Datasheet Rev1.1 - Updated 2020.5
Xilinx NVMeG3 IP Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMeG3 IP 4ch RAID0 Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMeG3 IP 2ch RAID0 Reference Design Document Rev1.0 - New 2020.3
Xilinx NVMeG3 IP 2ch RAID0 Demo Instruction Document Rev1.0 - New 2020.3
Xilinx NVMeG3 IP 4ch RAID0 Reference Design Document Rev1.0 - New 2020.3

NVMe-IP

Intel NVMe IPDemo Instruction Document Rev3.2 - Updated 2020.4
Intel NVMe IP exFAT Demo Instruction Document Rev1.3 - Updated 2020.4
Intel NVMeG3-IP / NVMe-IP Presentation Rev2.0 - Updated 2020.4
Intel PCIe Switch NVMe IP Datasheet Rev1.1 - Updated 2020.2
Intel PCIe Switch NVMe IP Reference Design Document Rev1.1 - 2020.2
Intel PCIe Switch NVMe IP Demo Instruction Document Rev1.1 - Updated 2020.2
Xilinx NVMe IP Datasheet Rev3.5 - Updated 2020.6
Xilinx NVMe IP Demo Instruction Document Rev4.0 - Updated 2020.6
Xilinx NVMe IP demo FPGA board Setup Rev4.0 - New 2020.6
Xilinx NVMe IP 2ch RAID0 Reference Design Document Rev1.2 - Updated 2020.6
Xilinx NVMe IP 2ch RAID0 Demo Instruction Document Rev2.0 - Updated 2020.6
Xilinx NVMe IP 2ch RAID0 demo FPGA board Setup Rev2.0 - New 2020.6
Xilinx NVMe IP 4ch RAID0 Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMe IP exFAT Demo Instruction Document Rev1.4 - Updated 2020.4
Xilinx NVMe IP PCIe SW Demo Instruction Document Rev1.2 - Updated 2020.4
Xilinx FTP Server Demo Reference Design Document Rev1.0 - New 2020.4
Xilinx FTP Server Demo Instruction Document Rev1.0 - New 2020.4
Xilinx PCIe Switch NVMe IP Datasheet Rev1.1 - Updated 2020.2
Xilinx PCIe Switch NVMe IP Reference Design Document Rev1.1 - Updated 2020.2
Xilinx PCIe Switch NVMe IP Demo Instruction Document Rev1.1 - Updated 2020.2
Xilinx NVMe IP Reference Design Document Rev3.3 - Updated 2020.1
Xilinx NVMeG4-IP / NVMe-IP Presentation Rev2.1 - Updated 2020.1

SATA-IP

Intel FTP Server Demo Reference Design Document Rev1.0 - New 2020.2
Intel FTP Server Demo Instruction Rev1.0 - New 2020.2

TOE40G-IP

Xilinx TOE40G IP Demo Instruction Document Rev1.2 - Updated 2020.3

TOE10G-IP

Xilinx FTP Server Demo Reference Design Document Rev1.0 - New 2020.4
Xilinx FTP Server Demo Instruction Document Rev1.0 - New 2020.4

TOE1G-IP

Intel TOE1G IP Datasheet Rev2.9 - Updated 2020.3
Intel TOE1G IP Reference Design Document Rev1.1 - Updated 2020.3
Intel TOE1G IP Demo Instruction Document Rev1.2 - Updated 2020.3
Intel FTP Server Demo Reference Design Document Rev1.0 - New 2020.2
Intel FTP Server Demo Instruction Document Rev1.0 - New 2020.2
Intel 2 port Demo Reference Design Document Rev1.0 - New 2019.12
Intel 2 port Demo Instruction Document Rev1.0 - New 2019.12

UDPxxG-IP (common)

Intel UDPxxG IP Presentation Rev1.0AE - New 2019.12
Xilinx UDPxxG IP Presentation Rev1.0XE - New 2019.12

UDP1G-IP

Intel UDP1G IP Datasheet Rev1.3 - Updated 2020.3
Intel UDP1G IP Reference Design Document Rev1.2 - Updated 2020.3
Intel UDP1G IP Demo Instruction Document Rev1.3 - Updated 2020.3

Low Latency Networking IP

Intel Presentation Rev1.0 - New 2020.4
Xilinx LL UDP10GRx IP Datasheet 1.0 - New 2020.6
Xilinx LL UDP10GRx IP Reference Design Document Rev1.0 - New 2020.6
Xilinx LL UDP10GRx IP Demo Instruction Document Rev1.0 - New 2020.6
Xilinx LL10GEMAC IP Datasheet 1.0 - New 2020.5
Xilinx LL10GEMAC IP Reference Design Document Rev1.0 - New 2020.5
Xilinx LL10GEMAC IP Demo Instruction Document Rev1.0 - New 2020.5
Xilinx Presentation Rev1.0 - New 2020.4

tCAM-IP

Intel tCAM IP Demo Instruction Document 1.0 - New 2020.7
Intel tCAM IP Datasheet 1.0 - New 2020.6

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec 1 year


Alliance Partner




Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
54 BB Building 14th Fl., Room No. 1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110,THAILAND