Technical & Marketing Document Updates
NVMeTCP-IP ┃NVMe-IP ┃SATA-IP┃TOE-IP┃UDP-IP┃AS-IP┃IPLock┃Turnkey System
IP core Brochure
| Intel | Gigabit IP core series Brochure Rev2.6EA | 2020.10 |
| Xilinx | Gigabit IP core series Brochure Rev2.6EX | 2020.10 |
DG IP Catalog for Vivado
| Xilinx | Vivado Design Gateway IP Catalog XML file (2021.12) | 2021.12 |
NVMeTCP-IP
| Common | NVMeTCP10G IP Demo Instruction Document Rev1.1 - Updated | 2022.3 |
| Intel | NVMeTCP10G IP Datasheet Rev1.0 - New | 2022.3 |
| Intel | NVMeTCP10G IP Reference Design Document Rev1.0 - New | 2022.3 |
| Intel | NVMeTCP10G IP demo FPGA board Setup Rev1.0 - New | 2022.3 |
| Xilinx | NVMeTCP25G IP Datasheet Rev1.1 - Updated | 2022.5 |
| Xilinx | NVMeTCP25G IP Reference Design Document Rev1.0 - New | 2022.3 |
| Xilinx | NVMeTCP25G IP demo FPGA board Setup Rev1.0 - New | 2022.3 |
| Xilinx | NVMeTCP10G IP Datasheet Rev1.1 - Updated | 2022.3 |
| Xilinx | NVMeTCP10G IP Reference Design Document Rev1.1 - Updated | 2022.3 |
| Xilinx | NVMeTCP10G IP demo FPGA board Setup Rev1.1 - Updated | 2022.3 |
NVMe-IP
NVMeG4-IP
| Xilinx | NVMe IP demo FPGA board Setup Rev4.4 - Updated | 2022.6 |
| Xilinx | NVMeG4 IP Demo Instruction Document Rev1.4 - Updated | 2021.9 |
| Xilinx | NVMeG4 IP Datasheet Rev1.4 - Updated | 2021.7 |
| Xilinx | NVMeG4 IP Reference Design Document Rev1.2 - Updated | 2021.7 |
| Xilinx | NVMeG4 IP 2ch RAID0 Reference Design Document Rev1.1 - Updated | 2021.7 |
| Xilinx | NVMeG4 IP 2ch RAID0 Demo Instruction Document Rev1.1 - Updated | 2021.7 |
| Xilinx | NVMe IP 2ch RAID demo FPGA board Setup Rev2.1 - Updated | 2021.7 |
| Xilinx | NVMe-IP core series Presentation Rev2.3 - Updated | 2020.12 |
NVMeG3-IP
raNVMe-IP
| Common | raNVMe IP Demo Instruction Document Rev1.3 - Updated | 2022.6 |
| Common | raNVMe IP Data Stream Demo Instruction Document Rev1.1 - Updated | 2021.1 |
| Common | raNVMe IP Multi-User Demo Instruction Document Rev1.0 - New | 2021.1 |
| Intel | raNVMe IP Datasheet Rev1.1 - New | 2022.5 |
| Intel | raNVMe IP Reference Design Document Rev1.0 - New | 2020.10 |
| Intel | raNVMe-IP Presentation Rev1.0AE - New | 2020.8 |
| Xilinx | raNVMe IP Datasheet Rev1.3 - Updated | 2022.6 |
| Xilinx | raNVMe IP Reference Design Document Rev1.3 - Updated | 2022.6 |
| Xilinx | NVMe IP demo FPGA board Setup Rev4.4 - Updated | 2022.6 |
| Xilinx | raNVMe IP Data Stream Demo Reference Design Document Rev1.1 - Updated | 2021.1 |
| Xilinx | raNVMe IP Multi-User Demo Reference Design Document Rev1.0 - New | 2021.1 |
| Xilinx | raNVMe-IP Presentation Rev1.0XE - New | 2020.8 |
muNVMe-IP
| Common | muNVMe IP Demo Instruction Document Rev1.0 - New | 2022.6 |
| Xilinx | muNVMe IP Datasheet Rev1.0 - New | 2022.6 |
| Xilinx | muNVMe IP Reference Design Document Rev1.0 - New | 2022.6 |
| Xilinx | NVMe IP demo FPGA board Setup Rev4.4 - Updated | 2022.6 |
SATA-IP
| Intel | FTP Server Demo Reference Design Document Rev1.0 - New | 2020.2 |
| Intel | FTP Server Demo Instruction Rev1.0 - New | 2020.2 |
| Xilinx | SATA IP Bridge Reference Design Document for KC705 Rev1.1 - Updated | 2022.3 |
| Xilinx | SATA IP Datasheet Rev2.4 - Updated | 2021.6 |
| Xilinx | SATA IP Device Reference Design Document for AC701 Rev1.0 - New | 2021.6 |
| Xilinx | SATA IP Device Demo Instruction Document for AC701 Rev1.1 - Updated | 2021.6 |
TOExxG-IP series
| Common | PC software for TOExxG-IP evaluation - New | 2021.9 |
| Intel | TOExxG IP Presentation Rev2.0AE - Updated | 2021.8 |
| Xilinx | TOExxG IP Presentation Rev2.0XE - Updated | 2021.8 |
TOE100G-IP
| Common | TOE100G IP Demo Instruction Document Rev1.0 - Updated | 2022.3 |
| Common | TOE100G IP 4 Session Demo Instruction Document Rev1.0 - New | 2022.3 |
| Intel | TOE100G IP Datasheet Rev1.1 - Updated | 2022.3 |
| Intel | TOE100G IP Reference Design Document Rev1.2 - Updated | 2022.3 |
| Intel | TOE100G IP 4 Session Reference Design Document Rev1.1 - Updated | 2022.3 |
| Intel | TOE100G/UDP100G IP FPGA board Setup Rev3.0 - Updated | 2022.3 |
| Xilinx | TOE100G IP Reference Design Document Rev1.1 - Updated | 2022.3 |
| Xilinx | TOE100G IP 4 Session Reference Design Document Rev1.0 - New | 2022.3 |
| Xilinx | TOE100G/UDP100G IP FPGA board Setup Rev3.0 - Updated | 2022.3 |
| Xilinx | TOE100G IP Datasheet Rev1.1 - Updated | 2021.4 |
TOE40G-IP
| Intel | TOE40G IP Datasheet Rev1.1 - Updated | 2020.10 |
| Xilinx | TOE40G IP Datasheet Rev1.2 - Updated | 2020.10 |
| Xilinx | TOE40G IP Demo Instruction Document Rev1.2 - Updated | 2020.3 |
TOE25G-IP
| Common | TOE25G IP Demo Instruction Document Rev1.1 - Updated | 2020.9 |
| Intel | TOE25G IP demo FPGA board Setup Rev2.0 - Updated | 2021.7 |
| Intel | TOE25G IP Datasheet Rev1.1 - New | 2021.3 |
| Intel | TOE25G IP Reference Design Document Rev1.0 - New | 2020.9 |
| Xilinx | TOE/UDP25G IP demo FPGA board Setup Rev2.0 - Updated | 2021.6 |
| Xilinx | FTP 25G Server Demo Reference Design Document Rev1.0 - New | 2020.10 |
| Xilinx | FTP 25G Server demo Instruction Document Rev1.0 - New | 2020.10 |
| Xilinx | FTP 25G Server demo FPGA board Setup Rev1.0 - New | 2020.10 |
| Xilinx | TOE25G IP Datasheet Rev1.2 - Updated | 2020.9 |
| Xilinx | TOE25G IP Reference Design Document Rev1.2 - Updated | 2020.9 |
TOE10G-IP
| Common | TOE10G IP Demo Instruction Document Rev2.1 - Updated | 2020.8 |
| Common | FTP Server Demo Instruction Document Rev2.0 - Updated | 2020.7 |
| Intel | TOE10G IP Reference Design Document Rev1.6 - Updated | 2022.4 |
| Intel | TOE/UDP10G IP demo FPGA board Setup Rev3.2 - Updated | 2022.4 |
| Intel | TOE10G IP Datasheet Rev1.8 - Updated | 2021.9 |
| Intel | Presentation Rev1.2 - Updated | 2021.2 |
| Xilinx | FTP Server Demo Reference Design Document Rev1.2 - Updated | 2022.3 |
| Xilinx | FTP Server demo FPGA board Setup Rev2.1 - Updated | 2022.3 |
| Xilinx | TOE10G IP Datasheet Rev1.14 - Updated | 2021.4 |
| Xilinx | Presentation Rev1.3 - Updated | 2021.2 |
| Xilinx | TOE10G IP Reference Design Document Rev1.4 - Updated | 2020.8 |
| Xilinx | TOE/UDP10G IP demo FPGA board Setup Rev3.0 - New | 2020.8 |
| Xilinx | 10GEMAC-IP Datasheet Rev1.1 - Updated | 2020.7 |
EMAC-IP
| Intel | 10G EMAC IP Datasheet Rev1.2 - Updated | 2021.9 |
| Xilinx | 10G25G EMAC IP Datasheet Rev1.3 - Updated | 2020.8 |
TOE1G-IP
| Common | TOE1G IP CPU Demo Instruction Document Rev2.0 - Updated | 2020.7 |
| Intel | TOE/UDP1G IP demo FPGA board Setup Rev2.0 - New | 2021.2 |
| Intel | TOE1G IP Datasheet Rev2.10 - Updated | 2020.10 |
| Intel | TOE1G IP Reference Design Document Rev1.1 - Updated | 2020.3 |
| Intel | FTP Server Demo Reference Design Document Rev1.0 - New | 2020.2 |
| Intel | FTP Server Demo Instruction Document Rev1.0 - New | 2020.2 |
| Intel | 2 port Demo Reference Design Document Rev1.0 - New | 2019.12 |
| Intel | 2 port Demo Instruction Document Rev1.0 - New | 2019.12 |
| Xilinx | TOE&UDP1G IP demo FPGA board Setup Rev3.0 - Updated | 2020.11 |
| Xilinx | TOE1G IP Datasheet Rev2.9 - Updated | 2020.10 |
| Xilinx | TOE1G IP Reference Design Document Rev1.1 - Updated | 2020.7 |
UDPxxG-IP series
| Common | PC software for UDPxxG-IP evaluation - New | 2021.9 |
| Intel | UDPxxG IP Presentation Rev1.1AE - Updated | 2021.6 |
| Xilinx | UDPxxG IP Presentation Rev1.1XE - Updated | 2021.6 |
UDP100G-IP
| Common | UDP100G IP Demo Instruction Document Rev1.1 - Updated | 2021.8 |
| Intel | UDP100G IP Datasheet Rev1.0 - New | 2021.8 |
| Intel | TOE100G/UDP100G IP FPGA board Setup Rev2.0 - Updated | 2021.8 |
| Intel | UDP100G IP Reference Design Document Rev1.0 - New | 2021.8 |
| Xilinx | UDP100G IP Datasheet Rev1.1 - Updated | 2021.11 |
| Xilinx | TOE100G/UDP100G IP FPGA board Setup Rev2.0 - Updated | 2021.8 |
| Xilinx | UDP100G IP Reference Design Document Rev1.0 - New | 2021.8 |
UDP40G-IP
| Intel | UDP40G-IP Datasheet Rev1.1 - Updated | 2020.10 |
| Xilinx | UDP40G-IP Datasheet Rev1.1 - Updated | 2020.10 |
UDP25G-IP
| Common | UDP25G IP CPU Demo Instruction Document Rev1.0 - New | 2021.6 |
| Intel | UDP25G IP Reference Design Document Rev1.0 - New | 2021.7 |
| Intel | UDP25G-IP Datasheet Rev1.0 - New | 2021.6 |
| Intel | TOE/UDP25G IP demo FPGA board Setup Rev2.0 - Updated | 2021.6 |
| Xilinx | UDP25G-IP Datasheet Rev1.0 - New | 2021.6 |
| Xilinx | UDP25G IP Reference Design Document Rev1.0 - New | 2021.6 |
| Xilinx | TOE/UDP25G IP demo FPGA board Setup Rev2.0 - Updated | 2021.6 |
UDP10G-IP
| Common | UDP10G IP CPU Demo Instruction Document Rev2.0 - Updated | 2020.8 |
| Intel | TOE/UDP10G IP demo FPGA board Setup Rev3.2 - Updated | 2022.4 |
| Intel | UDP10G-IP Datasheet Rev1.2 - Updated | 2020.10 |
| Xilinx | UDP10G-IP Datasheet Rev1.4 - Updated | 2020.10 |
| Xilinx | UDP10G IP Reference Design Document Rev1.3 - Updated | 2020.8 |
UDP1G-IP
| Common | UDP1G IP CPU Demo Instruction Document Rev2.0 - Updated | 2020.11 |
| Intel | UDP1G IP Datasheet Rev1.5 - Updated | 2021.3 |
| Intel | TOE/UDP1G IP demo FPGA board Setup Rev2.0 - New | 2021.2 |
| Intel | UDP1G IP Reference Design Document Rev1.2 - Updated | 2020.3 |
| Xilinx | TOE&UDP1G IP demo FPGA board Setup Rev3.0 - Updated | 2020.11 |
| Xilinx | UDP1G-IP Datasheet Rev1.2 - Updated | 2020.10 |
Low Latency Networking IP
tCAM-IP
| Intel | tCAM IP Datasheet 1.02 - Updated | 2021.3 |
| Intel | tCAM IP Search Replace Demo Reference Design Document 1.02 - Updated | 2021.3 |
| Intel | tCAM IP Search Replace Demo Instruction Document 1.00 - New | 2021.1 |
| Intel | Presentation Rev1.0 - New | 2020.11 |
| Intel | tCAM IP Reference Design Document Rev1.00 - New | 2020.8 |
| Xilinx | tCAM IP Datasheet 1.00 - New | 2021.8 |
| Xilinx | Presentation Rev1.0 - New | 2021.8 |
SHA256-IP
| Intel | SHA256 IP Datasheet 1.00 - New | 2021.1 |
| Intel | SHA256 IP Demo Instruction Document 1.00 - New | 2021.1 |
AES128/256-IP
| Intel | AES256 IP Datasheet 1.00 - New | 2021.9 |
| Intel | AES256 IP Reference Design Document Rev1.00 - New | 2021.9 |
| Intel | AES256 IP Demo Instruction Document 1.00 - New | 2021.9 |
| Intel | AES128 IP Datasheet 1.01 - Updated | 2021.9 |
| Intel | AES128 IP Reference Design Document Rev1.01 - Updated | 2021.9 |
| Intel | AES128 IP Demo Instruction Document 1.01 - Updated | 2021.9 |
| Xilinx | AES128 IP Datasheet 1.00 - New | 2022.4 |
| Xilinx | AES128 IP Reference Design Document Rev1.00 - New | 2022.4 |
IPLock
| Common | How to transfer design with IPLock from ISE to Vivado - New | 2022.4 |
Turnkey System
| Xilinx | Getting Started with Turnkey Accelerator Systems TKAS-D2101 - New | 2021.11 |
| Xilinx | Accelerated Algorithmic Trading (AAT) Demo Instruction Rev1.0 - New | 2021.10 |
| Xilinx | Presentation Rev1.0XE - New | 2021.10 |
| Xilinx | Turnkey System TKAS series Product Leaflet - New | 2021.8 |
| Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sep | Oct | Nov | Dec | 1 year |
Alliance Partner
Design Gateway Co., Ltd.
Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/13 Amornpan 205 Tower1, 11th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND