{"id":1912,"date":"2024-06-25T14:09:48","date_gmt":"2024-06-25T07:09:48","guid":{"rendered":"https:\/\/dgway.com\/blog_E\/?p=1912"},"modified":"2024-06-27T20:16:42","modified_gmt":"2024-06-27T13:16:42","slug":"how-to-get-a-free-demo-evaluation-at-github","status":"publish","type":"post","link":"https:\/\/dgway.com\/blog_E\/2024\/06\/25\/how-to-get-a-free-demo-evaluation-at-github\/","title":{"rendered":"How to Get a Free Demo Evaluation at GitHub"},"content":{"rendered":"\n
\"\"<\/figure>\n\n\n\n

Design Gateway offers a free evaluation demo for users. You can easily access the top module source code for each IP core on GitHub, request an evaluation version, and start evaluating our IP cores in just three simple steps.<\/p>\n\n\n\n

Step1: Request the Evaluation Version of the IP Core<\/h2>\n\n\n\n
\"\"<\/a><\/figure>\n\n\n\n

On DG\u2019s repository homepage, you will find basic information, including a link to request the evaluation IP core.<\/p>\n\n\n\n

For example, on AES256-XTS-STG-4x free evaluation demo page, the link is provided here. Click on this link<\/a> to navigate to the request page.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n

On the request page, simply enter the necessary details about the desired IP core and provide your contact information. We will contact you as soon as possible to complete the request process.<\/p>\n\n\n\n

Step 2: Clone the Top Module and Create Your Project<\/h2>\n\n\n\n
\"\"<\/figure>\n\n\n\n

Clone the top module source code from DG’s GitHub repository and create your project to implement it on your hardware. <\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n

Add the resources from GitHub along with the evaluation IP core you requested from DG into your project.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n

Make sure the top module interface is compatible with your hardware.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n

For AES256XTSSTG4xDemo, the top module requires an external reset and clock port as input signals, and LEDs as output signals. Assign these ports to the corresponding hardware on your own board.<\/p>\n\n\n\n

You can also integrate our evaluation IP core into your own design. Please ensure compatibility with DG\u2019s IP interface.<\/p>\n\n\n\n

Step 3: Evaluate IP on your own board<\/h2>\n\n\n\n
\"\"<\/figure>\n\n\n\n

Once you have finished building your project, program the bit file and begin evaluating our IP core.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n

For the AES256XTSSTG4xDemo, you can observe the status of the IP core via the LEDs on the board.<\/p>\n\n\n\n

Additionally, you can integrate a logic analyzer into your design to observe the behavior of the IP core in detail, ensuring it is the ideal solution for your project.<\/p>\n\n\n\n

\"\"<\/a><\/figure>\n\n\n\n

For more information about our IP core, please visit our website<\/a>.
GitHub: https:\/\/github.com\/design-gateway\/<\/a><\/p>\n\n\n\n

\n