

# Design Gateway Product Portfolio for the Vertical Market

**altera** solution  
acceleration partner

Design Gateway is  
the Altera Solution  
Acceleration Partner

## Storage IPs Networking IPs Security IPs

All pure hardware logic  
No CPU & external memory required  
Proven by Real board  
High performance & High reliability  
Compact resource & Simple user interface

- **Support the Latest Devices**  
The Altera Agilex™ high-performance FPGA is available.
- **Ready to Evaluate on Real FPGA Boards**  
Evaluate IP core performance before purchase and watch the demo on YouTube.
- **Reference Design provided together with IP core License**  
Enables step-by-step development for faster and more reliable results.
- **Rich Technical Documents**  
All technical information is publicly available on the official website.

# DESIGN GATEWAY

C O M P A N Y L I M I T E D

# NVMe IP core Series

## Direct Connection to PCIe Gen5/Gen4 SSD for Agilix™ 7 and Agilix™ 5 FPGA

The NVMe-IP Core series is an IP core that interfaces with PCIe SSDs without requiring a CPU or external memory. It is ideal for storage applications demanding ultra-high-speed performance at gigabytes per second. By enabling GB/s-level data transfers with a single SSD—previously achievable only through multiple SSDs in a RAID setup—this core contributes to system compactness and efficiency.

A reference design for Altera FPGAs is included as a standard feature, helping to accelerate product development. Additionally, free demo files for Altera FPGA evaluation boards are available, allowing users to test and evaluate the core on real hardware before purchase.

### Features

- Implement application layer to access NVMe PCIe SSD without CPU and external memory (DDR)
- Support SMART, Shutdown, FLUSH, Secure Erase Command \* Optional Support: Format, Write Zero, Sanitize command
- CPU-Free exFAT/FAT32 Access \* optional
- Support PCIe switch \* customize support
- Free evaluation **before** purchasing




CPU & External Memory Not Required



Simple Interface



Proven Reference Design




Rich Documents

### Line up & Options

## NVMe IP core

NVMe IP core Supports PCIe Gen5 SSDs on Agilix 7 I-Series.




#### Available Reference Designs & Optional IP

- 2ch/4ch RAID0
- Sustain Rate with DDR
- exFAT/FAT32
- PCIe Switch
- Optional Command

### Random Access & Multi User

## rmNVMe IP core

rmNVMe IP core is designed and optimized for simultaneous random access by multiple users.




Single-user random write access achieves over **2700K IOPS**. \* PCIe Gen5

**Write 2700K IOPS**  
**Read 1745K IOPS**

## NVMeG3 IP core

NVMeG3 IP core features with built-in PCIe Soft IP, making it ideal for devices without or with limited PCIe Hard IP.




Compact Resource & Cost advantage



## muNVMe IP core

muNVMe IP core is designed and optimized to allow simultaneous access to NVMe SSDs from up to four users. It enables concurrent read operations while simultaneously recording data from multiple sources, without compromising maximum performance.




Simultaneous 4-User Sequential Read/Write

**Write 1894 MB/sec x2 users**

**Read 1900 MB/sec x2 users**



## Blazing Fast & Sustained Performance

The performance result of NVMe-IP PCIe Gen5  
4ch RAID0 on Agilex™ I-Series



\* Gen5 NVMe SSDs: Gigabyte AORUS 10000, CFD Gaming, Crucial T700 x2 drives  
 \* Gen4 NVMe SSDs: WD Black SN850 x4 drives.  
 \* Gen3 NVMe SSDs: Samsung 960 Pro x2 drives, 970 Pro x2 drives).

Free Evaluation Demo of NVMe-IP PCIe Gen5  
4ch RAID0 on Agilex™ I-Series



Enables Sustained Recording  
of **6.4TB** Full Disk at **11,000MB/sec**



Free Evaluation Demo of NVMe-IP PCIe Gen5  
with Enterprise SSD on Agilex™ I-Series

## Suitable Applications

MANUFACTURING  
& EQUIPMENT



Data Logger

TEST  
& MEASUREMENT



4K/8K Display tester  
Image Measuring Device

AUTOMOTIVE



LiDAR

MEDICAL



High resolution CT scanner

AEROSPACE



Satellite tracking station

BROADCASTING  
& MEDIA



4K/8K Video  
Recording System

## 100G Ethernet File-Based Data Logger System

Reference design available



## YouTube Demo Video



NVMe-IP PCIe Gen5 4ch RAID0  
performance demo on Agilex 7 I-Series



rmNVMe-IP PCIe Gen5  
performance demo on Agilex 7 I-Series



High-Speed File-Based 100G Ethernet  
Data Logging with NVMe Gen5 IP and exFAT2-IP

Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/nvme-ip.html>



# SATA IP


Serial ATA Transport & Link Layer IP Core

## Proven High-Performance & Reliable SATA-IP, Trusted by NASA



4ch RAID0 evaluation on Arria 10 SX Development Kit

The **SATA IP core** is a link layer IP core designed to implement a SATA channel on Altera FPGAs. It complies with the Serial ATA specification revision 3.0 (6Gbps) and maximizes the performance of SATA-III SSDs. By utilizing the FPGA's built-in transceivers as SATA ports, no external PHY chip is required. Additionally, a reference design with source code, verified on Altera FPGA evaluation kits, is included as a standard feature, enabling rapid product development.



### Features



CPU & External Memory Not Required



Simple Interface




Proven Reference Design



Rich Documents

- Compliant with SATA 3.0 6Gbps
- Support both Host and Device
- exFAT/FAT32 access without CPU \* with optional HCTL-IP
- Free evaluation **before** purchasing
- The Reference Design is provided with the IP core license

### Enhanced development support



### Suitable Applications



Flight Data Logger

Flight data loggers require the highest levels of data integrity and stable performance for real-time sensor data logging. Our SATA Host IP Core simplifies system design by enabling data logging directly from sensors to SATA SSDs without CPU and OS intervention. This offers more efficient system implementation while meeting stringent performance requirements.



Satellite Data Storage

Satellites have limited space and power resources. Implementing a SATA storage solution enables reliable and stable data collection with a compact design and low power consumption.

### Performance



The live performance evaluation of the SATA IP core series is available to watch on YouTube.



SATA HCTL-IP 4-Channel RAID0 Performance Demo on Arria 10 SX Dev Kit Achieves over 2 GB/s Read and Write.



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/sata-ip.html>



## CPU-Free End-to-End NVMe Over Fabric TCP Connectivity




The **NVMeTCP IP core series** is a standalone host-side NVMe over Fabric (NVMe/TCP) controller that operates without a CPU or external memory. It enables high-performance remote access to NVMe-oF storage servers using simple user logic, significantly reducing design complexity and development time.

With direct, high-speed connectivity over the FPGA's network interface, your FPGA card or board can seamlessly integrate with existing NVMe-oF storage infrastructure. The IP core license includes a reference design for Altera FPGA boards, further accelerating development and lowering costs.


### Merits & Advantages

- Simply attach the remote NVMe-of storage server to FPGA Card/Board without PCIe hard IP and/or SoC
- Very high performance with over 95% network bandwidth utilization
- Enabling NVMe/TCP host side on FPGA with no CPU and DDR
- Scalable storage capacity & performance with multiple IPs implementation



Block diagram \* NVMeTCP25G-IP

### Performance



By utilizing multiple NVMe TCP IP cores, each data stream can be transferred simultaneously to individual SSDs. This IP enables the development of applications that maximize the high-speed capabilities of 10Gbit and 25Gbit Ethernet while harnessing the exceptional performance of NVMe SSDs.

### Suitable Applications



In modern vehicles, FPGAs process data from sensors, cameras, and radar systems. Our NVMeTCP IP Core enables real-time data processing and seamless transmission over 10G or 25G Ethernet to a remote NVMeTCP storage server. This approach optimizes space and power efficiency while ensuring reliable and efficient storage of massive data volumes.



At satellite ground stations, FPGAs handle the downlink of satellite data. With the NVMeTCP IP Core, this critical data can be rapidly transmitted over 10G or 25G Ethernet to remote storage servers. This approach ensures secure, efficient storage of large satellite data volumes while maintaining high performance and scalability.

### YouTube Demo Video



FPGA-Accelerated Cloud Storage with NVMe/TCP on Silicom N6010



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/nvme-tcp-ip.html>




## CPU-less TCP/IP Offloading Engine with Multi-Stream Support, up to 200GbE

The **TCP Offloading Engine IP Core series (TOE200G/100G/40G/25G/10G/1G-IP)** is an innovative, CPU-less solution for high-speed TCP processing. Traditionally, TCP protocol handling requires complex processing and high-performance CPUs. However, the TOE-IP core series achieves full TCP offloading through pure hardwired logic, eliminating the need for an external CPU.

This IP core includes a complete reference design for Altera FPGAs, significantly reducing your development time. Design Gateway also provides free demo bitstreams for Altera FPGA kits, allowing you to evaluate the TOE-IP core on real board before making a purchase.



Block diagram \* TOE200GADV-IP




## Features

- **Pure hardwire logic:** No CPU or external memory required
- **Configurable TCP Buffer:** Up to 1MB \* TOE100GADV-IP/TOE200GADV-IP
- **Up to 4 TCP Sessions:** For optimal TCP transmission speed with network infrastructure \* TOE100GADV-IP/TOE200GADV-IP
- **High performance processor interface:** 1024bit Avalon-ST interface with byte alignment \* TOE200GADV-IP

Effective transfer speed  
over **24 GB/sec**

## Application Examples



### High bandwidth 8K Video Multi-Streaming

8K@60fps raw video streaming requires 6GB/s bandwidth per 1 video stream. TOE200GADV-IP can accommodate four 8K video stream transmission over 200G simultaneously. Ensures smooth and stable video transmission on cutting edge video display systems, like the MSG Sphere.



Satellite Tracking System



CT Scan



Pipeline inspection System



Semiconductor Manufacturing



Radar System



Ophthalmic Medical



Scanning sonar Fish detection system



Industrial Printer

## Performance

The live performance evaluation of the TOE IP core series is available to watch on YouTube.



TOE200GADV-IP Performance Demo on Agilex 7 I-Series Dev Kit



TOE100GADV-IP Performance Demo on Agilex 7 F-Series Dev Kit



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/toe-ip.html>




## UDP Offload Engine without CPU for Real-Time Applications

The UDP IP Core series (UDP100G/40G/25G/10G/1G-IP) is ideal for broadcast and low-latency network applications. UDP-IP cores are fully implemented in hardware, delivering minimal overhead and low latency. They are well-suited for aerospace applications such as radar systems, where both rapid response and high-speed broadcast data transfer are essential.

This IP core includes a complete reference design for Altera FPGAs, significantly reducing your development time. Free demo bitstreams are available for Altera FPGA boards, enabling evaluation of the UDP-IP core on real hardware before purchase.




Block diagram \* UDP100G-IP



### Features

- **Pure hardware logic:** No CPU or external memory required
- Support **Full Duplex**
- **Free evaluation** before purchasing
- Speed up development and minimize costs with our ready-to-use **Reference Design**

### Supports Multicast & Broadcast Transmission



The UDP-IP core series, with customization, enables simultaneous data transmission to multiple targets. It is ideal for applications requiring real-time performance, such as aerospace radar systems.

### Application Examples



Radar System



Delay Tolerant Network (DTN) Investigation



Electronics Control Unit (ECU)



Wireless Communication System



Network game Console

### Introduction & Performance Videos

The live performance evaluation of the UDP IP core series is available to watch on YouTube.



UDP100G-IP Performance Demo on Altera Agilex 7 F-Series



UDP25G-IP Performance Demo on Altera Agilex 7 F-Series



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/udp-ip.html>



## 10Gbps CPU-less QUIC Offload IP with TLS 1.3 Security


The **QUIC IP core series** is engineered from the ground up to implement the QUIC protocol with TLS 1.3 security entirely in hardware logic for FPGA-based applications. These IP cores completely offload the CPU by handling TLS 1.3 handshakes, payload encryption/decryption, and managing both QUIC and UDP/IP layers within a single IP core.

This IP core includes a complete reference design for Altera FPGAs, significantly reducing your development time. Free demo bitstreams are available for Altera FPGA boards, enabling evaluation of the QUIC-IP core on real hardware before purchase.

### Features



- Pure hardware logic, No CPU or External Memory required
- 10Gbps QUIC engine conforming to RFC9000
- Supports TLS1.3 cipher suite, TLS\_AES\_128\_GCM\_SHA256
  - Key exchange: X25519
  - Derive key: HKDF with SHA256
  - Encryption/Decryption: AES128-GCM
- Signature algorithm
  - rsa\_pss\_rsae\_sha256 with 2048-bit RSA public key
  - ecdsa\_secp256r1\_sha256
- Supports multiple streams compliant with the QUIC standard.

### Block diagram



### Performance

CPU-less QUIC-IP maintains an overwhelming throughput **up to 400 times** greater than conventional TCP/IP protocols and common software-based QUIC (such as MsQuic) in high-speed, lossy network environments and in congested networks prone to out-of-order packets.



Both software-based TCP and QUIC suffer severe performance degradation with as little as 1-2% packet loss, while QUIC-IP sustains 80% throughput even under 10% packet loss.

Under out-of-order conditions where packets arrive out of sequence, software-based QUIC suffers significant performance degradation due to high CPU load. In contrast, QUIC-IP consistently delivers over 8 Gbps regardless of network conditions.

### Introduction & Performance Videos

The live performance evaluation of the QUIC IP core series is available to watch on YouTube.



QUIC10GC IP core Introduction



QUIC10GC IP core Demo on Agilix 7 I-Series



0-RTT and Reduced Server Response Time



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/quic-ip.html>



## Nanosecond-Class Ultra-Low-Latency Networking IP cores

**Ultra-Low Latency Networking IP core (LL Networking IP)** is purpose-built to address the stringent requirements of mission-critical applications that demand extremely low latency and high determinism.

It is ideally suited for FinTech sectors such as High-Frequency Trading (HFT) and High-Speed Trading (HST), as well as aerospace and defense, telecommunications infrastructure, industrial control systems, automotive platforms, and medical devices, where predictable and ultra-fast data processing is essential.

### Highly Integrated and Optimized Core

Ultra-low latency and high-speed operation with minimal resource utilization

Fully hardware-based logic requiring no CPU or external memory

Supports both multicast and unicast


PCS-integrated LL10GEMAC-IP designed to meet low-latency requirements



Aerospace



Communication




Medical



Automotive



Fintech



### Ultra-low-latency LL10GEMAC-IP

- Tx Latency: **18.6 ns**
- Rx Latency: **21.7 ns**
- Lower Latency, Fewer Resources, and Lower Cost than Altera LL10G EMAC

### Ultra-low-latency TOE10GLL-IP

- Rx Latency : 46.5 ns (@ 322.265625 MHz)
- TX Latency: **6.2 ns** (@ 322.265625 MHz)

### Ultra-low-latency UDP10GRx-IP

- Support Multicast and Unicast (IGMPv3)
- Support Multi-session up to 4 sessions (More sessions can be customized)
- Rx Latency : 37.2 ns (@ 322.265625 MHz)

Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/low-latency-ip.html>



## 10Gbps CPU-less TLS 1.3 Offload IP core for Mission-critical Applications

**TLS1.3 IP (Transport Layer Security IP)** is the CPU-less & High-performance TLS v1.3 protocol engine for FPGA Acceleration with no CPU and external memory required. Providing maximum Gigabit Ethernet throughput for highly secure data transmission over 1G/10G/25G/100G network. Protect your valuable data from potential security breaches by using TLS secure transmission now!

### Supports TLS1.3 cipher suite

- TLS\_AES\_256\_GCM\_SHA384
- Key exchange: X25519
- Derive key: HKDF with SHA384
- Encryption/decryption: AES256GCM

### Signature algorithm

- rsa\_pss\_rsae\_sha256 with 2048-bit RSA public key
- ecdsa\_secp256r1\_sha256

### Application Examples



TLS1.3-IP is ideal for **aerospace** applications handling sensitive inflight data streams from remote sensors, as well as **medical systems** requiring robust encryption and authentication to ensure regulatory compliance and protect patient privacy.



### Performance Videos



TLS 1.3 Client 10Gbps IP



TLS 1.3 Server 10Gbps IP

Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/altera/tls-ip.html>






## High throughput for Secure Storage Applications



**AES256-XTS-STG IP** implement the advanced encryption standard (AES) with XEX (XOR Encrypt XOR) tweakable block cipher which operates sequences of complete blocks and is widely used in protecting the confidentiality of data on various storage devices with interfaces such as NVMe and SATA. We also have a lineup of "2X" ideal for NVMe PCIe Gen4, and "4X", supported **Gen5**.

- Support AES-XTS mode, 256-bit key size
- Support input data width 128-bit
- Support Auto Increment Iv every 512-byte Mode
- Peak throughput rate at 512Mbits/MHz (AES256-XTS-STG-4X IP)
- High-throughput, up to **204.8 Gbps @400MHz**



Over 10GB/sec Secure write with NVMe-IP core

### Performance Video



Enhancing NVMe Gen5 SSD Security with AES256-XTS-STG Encryption



## High throughput for Secure Communication Applications



The **AES256-GCM IP** core implements the Advanced Encryption Standard (AES) with a 256-bit key in Galois/Counter Mode (GCM), which is widely used for Authenticated Encryption with Associated Data (AEAD) applications. This IP has been verified against the official NIST (National Institute of Standards and Technology) test vectors, as defined in SP 800-38D, ensuring standards compliance. It is well-suited for high-performance, low-latency, and secure communication applications.

- Support AES-GCM mode standard
- Support 256-bit key size, 96-bit iv size
- Support zero-length AAD or data input
- Validated against NIST official test vectors

	AES-256-GCM-100G IP	AES-256-GCM-10G25G IP
Peak throughput rate	512 Mbits/MHz	128 Mbits/MHz
Max. throughput	112.64 Gbps @220MHz	38.4 Gbps @300MHz

### Demo Video



Validating AES256GCM IP with NIST Test Vectors



## High-Performance & Highly Secure AEAD Encryption Engine

The **ChaCha20-Poly1305 IP** core implements the ChaCha20 stream cipher together with the Poly1305 message authentication code (MAC), following the IETF standard for Authenticated Encryption with Associated Data (AEAD).

ChaCha20 provides high-speed encryption and decryption with strong resistance against timing attacks, while Poly1305 ensures message authentication and integrity. Together, they form a widely adopted AEAD construction. The core supports a 256-bit key size and a 96-bit IV size. It also supports zero-length Additional Authenticated Data (AAD) or plaintext input, making it flexible for a wide range of secure applications.

- Fully compliant with ChaCha20Poly1305 AEAD (RFC 8439)
- Supports 256-bit key size and 96-bit IV
- Supports zero-length AAD or data input
- Peak throughput rate of 64 Mbits/MHz

### Demo Video



ChaCha20-Poly1305 IP Introduction & Demo

Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/security-ip-cores.html>





## Hardware-Accelerated Digital Signature Verification for High-Security Systems

The **ECDSA256V-IP** core implements Elliptic Curve Digital Signature Algorithm (ECDSA) verification on the NIST P-256 curve, providing a high-performance, hardware-only solution for secure authentication in modern communication and IoT systems. It eliminates CPU load by performing full signature verification entirely in hardware, without requiring software or external memory.

- Pure hardware ECDSA signature verification compliant with FIPS 186-4
- Supports NIST P-256 curve with 256-bit message digest
- Over 100 verifications per second @240 MHz
- Supports other elliptic curves on request
- Proven via NIST Test Vectors & SSL Validation



## High Throughput & Low latency Encryption

**AES-256SS IP** specializes in ultra-high throughput and ultra-low latency. IP computes 128-bit data blocks in every 1 clock cycle. Delivering 128Mbps throughput per 1MHz such as **51.2 Gbps @ 400MHz**.

\* AES128 is also available

	AES-256SS IP	AES-256 IP	AES-128 IP
Key size	256 bits	256 bits	128 bits
Throughput	<b>51.2 Gbps</b> @400MHz	4.26 Gbps @500MHz	5.80 Gbps @500MHz
Latency 128 bit data block	15 clocks	15 clocks	11 clocks



## High efficiency & High throughput Hash

The **SHA2 IP** core supports SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, and SHA-512/256 secure hash algorithms. The core is fully compliant with the FIPS PUB 180-4 (Federal Information Processing Standard) specification. Suitable for applications such as secure communication, password authentication, and blockchain data integrity.

- |  |   |                                      |
|--|---|--------------------------------------|
| ■ Input Message Lengths (max.)                     | ■ Ultra High-Throughput                         | ■ Hash Speed (max.)                  |
| SHA-224/256: $2^{61}-1$ bytes ( $2^{64}-8$ bits)   | SHA-224/256: <b>65 cycles</b> per 64-byte block | SHA-256: 1.969 Gbps @ 250 MHz        |
| SHA-384/512: $2^{125}-1$ bytes ( $2^{128}-8$ bits) | SHA-384/512: 81 cycles per 128-byte block       | SHA-512: <b>3.160 Gbps</b> @ 250 MHz |




## Ultra-Fast TCAM Search Engine: 400 MSPS, 7 clock Cycle Latency

**tCAM-IP** is a high-performance, extremely low-latency, and highly configurable ternary content-addressable memory IP. tCAM-IP can make continuous deterministic search at **400 MSPS** with constant latency of **7 clock cycles**. It can achieve matching/filtering performance of 400,000,000 packets per second over Gigabit Ethernet.

### Features

- Key width 64/56/48/40/32/24/16 bits
- Up to 1M rule entries
- Searching latency is constant at **7 clock**
- **400 MSPS @ 400MHz** searching speed, **1,000,000 Search/MHz**
- Easy to customize rule table memory
- Simple rule table memory setup and user interface signals



### Application Examples



### Performance



tCAM-IP performance demo on Arria 10 SX



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/security-ip-cores.html>



## Adapter Boards for IP Core Evaluation

AB Series are extension adapters that simplify Gigabit IP core evaluation on Altera FPGA boards, enabling quick bring-up and on-hardware testing.

Pre-Purchase Evaluation


### Accelerate Your Decision

Program the FPGA board with the evaluation file downloaded from DG website



AB19-M2PCI  
& NVMe PCIe Gen5 SSD x4

Agilex™ 7 FPGA I-Series Dev kit



Validate on Real Hardware First  
Make a Clear, Confident Decision.

NVMe-IP PCIe Gen5 4 channel RAID0 Evaluation on Agilex™ 7 I-Series Dev kit with AB19-M2PCI

Start from Proven Reference Designs

### Accelerate Your FPGA Development

Reference Design  
for Altera FPGA board  
is included  
in IP core license.,

Confirm core operation  
with original  
reference design

Modify a little  
to get close to  
final systems

Check real operation  
in each modification step

Completed!!  
No risk  
to back to rebuild,  
able to develop  
for short term !


### Product Line up



#### AB20-U2PCI

PCIe-to-U.2/U.3 adapter board for NVMe-IP evaluation with PCIe Gen5 NVMe SSD support; connects up to four U.2/U.3 SSDs.

\* SSDs not included.



#### AB18-PCIeX16

PCIe x16 Crossover Adapter Board for NVMe-IP evaluation.



#### AB19-M2PCI

PCIe-to-M.2 adapter board for NVMe-IP evaluation with PCIe Gen5 NVMe SSD support; connects up to four M.2 NVMe SSDs.

\* SSDs not included.



#### AB17-M2FMC

M.2-FMC adapter board for NVMe-IP evaluation, supporting up to two M.2 NVMe SSDs.

\* SSDs not included.



#### MB-SSD-7A46-6.4TB

MemBlaze PCIe Gen5 Enterprise SSD PBlaze7 7A40 series 2.5-inch U.2 Form Factor, 6.4TB

Sustain Rate

6.4 TB

11 GB/sec



#### AB09-FMCRAID

FMC-SATA (10ch) adapter board for SATA-IP with RAID evaluation.

\* SSDs not included.



Detailed technical information, including datasheets, is available on our website <https://dgway.com/en/ab.html>


# IP Lock Logic Security System to Protect Intellectual Property from Illegal Duplication



IP Lock is an FPGA logic security system using robust AES encryption. Just include it in your FPGA and connect to an encryption controller chip to protect your IP from illegal duplication.

- Strong security by **AES-128** encryption
- Change & encrypt true random authentication data
- Immediately stop user logic without the chip
- **Just 2 line** connection between FPGA and IP Lock
- **Laboratories Pack** for prototype, already written unique ID
- **Writer Set & Blank Encryption chip** for mass production

## Easily Protect Your IP Core & Logic Data



Start with the affordable **Laboratories Pack** for evaluation. Each encryption chip is pre-programmed at shipment with a unique user ID.



For Mass Production - Use the **IP Lock Writer** with **Blank Chips** to program your own unique IDs.

Detailed technical information, including datasheets, is available on <https://dgway.com/en/ip-lock.html>



# SD LINK

## High-Speed FPGA Configuration with microSD Easy FPGA Updates – Just Swap the Card

SDLink is a compact module that performs high-speed FPGA configuration at power-up using data stored on a microSD card. By simply swapping the microSD, FPGA circuit data can be easily updated in the field.




### Drastic short programming time for large scale FPGAs!!

Just **3 sec** to program **20MBytes (=160Mbit)** configuration data. (comparison with on board flash, it takes about 7 minutes...)



### Instant FPGA Updates - Simply Swap the microSD!

Convenient update without Programming tools, Download cable and System suspended.



SDLink Introduction & Demo Video



IPLock Introduction & Demo Video

Detailed technical information, including datasheets, is available on <https://dgway.com/en/sd-link.html>




## ➤ Technical Documents on Website

Technical Documents & Free Evaluation file						
Devices	Agilex™ 7 F-Series/ Stratix® 10 MX/TX					
IP core & Option	Datasheet	Reference Design Document	Demo Instruction	FPGA Board Set up Document	Free Evaluation file	YouTube
TOE200GADV-IP	Rev2.00	Rev2.00	Rev2.00	Rev2.00	Agilex™ 7 F-Series	
TOE100GADV-IP	Rev2.0	Rev2.1	Rev1.2	Rev2.2	Agilex™ 7 F-Series Stratix 10 MX Stratix 10 TX	
4 Session demo						
	Altera PAC, Arria® 10 GX					
	Rev1.1	Rev1.0	Rev1.0		Arria 10 GX	
	Altera PAC					
	Rev1.0	Rev1.0			Altera PAC	
Devices						
Agilex™ 7 F-Series, Stratix® 10 GX						
	Rev1.3	Rev1.2	Rev1.3	Rev2.2	Agilex™ 7 Stratix 10 GX Stratix 10 MX	
Devices						
IntelPAC, Stratix® 10 GX, Arria® 10 SX, Arria® 10 GX, Cyclone® 10 GX						
IP core & Option	Datasheet	Reference Design Document	Demo Instruction	FPGA Board Set up Document	Free Evaluation file	YouTube
TOE10G-IP	Rev2.00	Rev1.0 (PAC)	Rev2.04	Rev2.2	Agilex 5 SoFur Altera PAC Stratix 10 GX Arria 10 SX Arria 10 GX Cyclone 10 GX	

TOE-IP core series page  
<https://dgway.com/en/amd/toe-ip.html>


Find the latest IP core information and technical documents on the Design Gateway website.

- **Technical Documents**
  - Datasheet
  - Reference Design Document
  - Demo Instruction
- **Free Evaluation Demo Files**
- **Performance Demo Videos**
- **Sales Materials**
  - Brochure
  - Presentation
  - Selection Guide



## ➤ Performance Evaluation Demo on YouTube

Design Gateway IP core performance evaluation demos on real FPGA boards are available on YouTube. Watch the video clips to learn how to run free evaluation demo files with your FPGA development kit.



### Recommended contents



NVMe-IP PCIe Gen5 4ch RAID0 Demo on Agilex 7 I-Series Dev Kit



rmNVMe-IP PCIe Gen5 Demo on Agilex 7 I-Series Dev Kit



TOE200GADV-IP performance demo on Agilex 7 I-Series Dev Kit



UDP100G-IP performance demo on Agilex 7 F-Series Dev Kit



100G Ethernet Data Logging by NVMe-IP on Agilex 7 I-Series Dev Kit



NVMeTCP25G-IP Cloud Accelerator Demo on Silicom FPGA SmartNIC N6010




QUIC 10G Client IP performance demo on Agilex 7 I-Series Dev Kit



AES256-XTS-STG-4X IP + NVMe-IP PCIe Gen5 demo

## ➤ News & Articles

Design Gateway regularly shares the latest updates in an easy-to-follow format through social media. You can access them directly via the icons in the website header.



**Design Gateway's Technology Blog**  
Technology Articles Featuring DG Products

**Design Gateway Hot! News Backnumber**

**Design Gateway LinkedIn**

**Design Gateway GitHub**  
Get Hands-On with IP Core Demos from GitHub



➔ **Design Gateway provides Key functions for next-generation product development**

High-speed data transmission over **45GByte/sec** | Ultra-low latency at the **NANO** second level | Ultra-high-speed processing **without CPU**



**Aerospace**

- Space exploration system
- Satellite tracking station
- Base station system
- Radar system
- Marine sonar



**Automotive**

- LiDAR
- Pedestrian radar
- ECU evaluation device



**Broadcasting & Media**

- 4K/8K Video Recording System
- Special Speed Video
- Infrared Camera



**Advance Science & AI Research**

- Self-drive car
- Genetic research
- Advance Science Research



**High Performance Computing**

- Network Security Accelerator
- Smart Network Accelerator
- Network Storage Accelerator



**Finance**

- High-frequency Trading (HFT)
- High-speed Trading (HST)
- Accelerated Algorithmic Trading (AAT)
- ATM



**Manufacturing & Equipment**

- Banknote recognition system
- Industrial Printer
- Wireless Communication system




**Medical**

- High resolution CT scanner
- X-ray inspection equipment



**Test & Measurement**

- 4K/8K Display tester
- Measuring instrument Storage option
- Fishfinder System
- Telemetry Device
- Flow cytometer



DG IP core Solution for Vertical Market  
Application Examples & Success histories

<https://www.dgway.com/market/>



Please Contact us!



Design Gateway is the expert in Intellectual Property (IP) Cores on FPGA, with more than 38 years experience in FPGA logic design and development.

We can provide total solution with rich IP core portfolio based on Altera FPGA devices.

URL : <https://design-gateway.com>

E-mail : [ip-sales@design-gateway.com](mailto:ip-sales@design-gateway.com)

