Ultimate IP cores for Storage & Networking Solution

FPGA Design Solutions Network

DesignGateway is the Gold Partner of Intel[®] FPGA Design Solution Network

Features of **Gigabilt P GOTO** series

Ultimate IP

High performance, High reliability, Compact resource, Simple user interface

Support the Latest Devices

Ready to Evaluate on Real FPGA Boards

Able to evaluate IP core performance before purchasing and watch performance demo on Youtube

Able to start development from the design bit by bit to shorten time and reliable development

Rich Technical Documents All technical information are available on official website

IP core Security & Configuration

FPGA logic Security System

High-speed FPGA configuration module










Directly connect PCIe SSD without external memory!!

NVMe IP core interfaces Ultra high-speed PCIe SSD without CPU and external memory. It is the best solution for applications which require ultra high-speed performance with compact system. The IP core license includes the reference design for Intel FPGA boards to shorten development time and reduce the cost.

Free evaluation sof files for Intel FPGA boards are available. You can evaluate IP core performance before purchasing.

Block diagram

Evaluation on Intel® Arria® 10 SX FPGA Development Kit with Intel® NVMe PCIe SSD




Features

- Implement application layer to access PCIe SSD without CPU and external memory
- Support PCIe Gen3, theoretical upper limit 4GB/sec
- Small resource, the best solution for building a compact system
- FAT32 access without CPU * with optional FAT32-IP
- Free evaluation before purchasing

Performance,/,Application

Able to build Gen3 PCIe SSD 2ch RAID system!!



Product,Line.up

IP core		
NVMe-IP-A10SX	1 project Netlist License for Arria® 10 SX PCIe Gen3	
NVMe-IP-A10GX	1 project Netlist License for Arria® 10 GX PCle Gen3	
NVMe-IP-A5GX	1 project Netlist License for Arria® V GX	
NVMe-IP-FAT32-A	FAT32 file system for NVMe-IP. Purchase with NVMe-IP core	

Please ask us about Multi-License, Evaluation License and Maintenance support License.

for practical applications


Reference Designs are available

Easy to apply for high-end products such as ultra high-speed data recorder



Suitable for high-speed data recording and stand-alone data analysis on SoC





System space image by 484pin UBGA package FPGA with M.2 SSD

Accessories for evaluation








Evaluation on Intel[®]Arria[®] 10 SX FPGA Dev. Kit with AB09-FMCRAID + SATA3 SSD x 4ch RAID

Block diagram



SATA IP core provides link layer to implement SATA channel to Intel[®] FPGAs. It supports SATA3 (6Gbps) and matches with SATA3 SSDs. It can connect with SSD/HDD without external PHY chip. The IP core license includes the reference design for Intel[®] FPGA

high-reliability & high-performance


IP core proven by NASAH

boards to shorten development time and reduce the cost.


Features

- Compliant with SATA 3.0 6Gbps
- Support both Host and Device
- AHCI for Linux boot up from SoC devices
- FAT32 access without CPU * with optional HOST-IP and FAT32-IP
- Free evaluation before purchasing
 IP core Evaluation Demo are available on youtube
- Reference Design is contained with IP core license

Suitable for RAID System



Enhanced development support



Able to build RAID system by Small Resource !!

Ms needed [A, B+C] 12960.0 (4.9) 11766.3 (0.0) 1738.6 (776.2) ch0 1350.7 (0.9) 1685.1 (253.3) ch1 1321.0 (1.0)	ALMs per channe
11766.3 (0.0) 1738.6 (276.2) ch0 1350.7 (0.9) 1685.1 (253.3)	ALMs per channe
1738.6 (276.2) ch0 1350.7 (0.9) 1685.1 (253.3)	ALMs per channe
ch0 1350.7 (0.9) 1685.1 (253.3)	ALMs per channe
1685.1 (253.3)	<u>.</u>
ch1 1321.0 (1.0)	
1694.3 (255.2)	
ch2 1328.0 (1.0)	
1706.1 (253.3)	
ch3 1342.1 (1.0)	
1099.6 (0.0)	for PHY part (4ch
18.5 (18.5)	
36,880), lon Bridge + PHY)	Only 4
	1706.1 (253.3) h3 1342.1 (1.0) 1099.6 (0.0) 18.5 (18.5) 17.4 (17.4) 36,880) ,

Product,Line.up

IP core		
SATA-IP-S5GX 1 project Netlist License for Stratix® V GX		
SATA-IP-S4GX	1 project Netlist License for Stratix® IV GX	
SATA-IP-A10SX	1 project Netlist License for Arria® 10 SX	
SATA-IP-A5ST	1 project Netlist License for Arria® V ST	
SATA-IP-A5GX	P-A5GX 1 project Netlist License for Arria® V GX	
SATA-IP-C5SX	-IP-C5SX 1 project Netlist License for Cyclone® V SX	
Fax mana datail and task	priced information on our web site MAMAN daway com/SATA ID A E h	

For more detail and technical information on our web site www.dgway.com/SATA-IP_A_E.html


IP core

SATA-IP-A10SX-AHCI1	AHCI1 project Netlist License for Arria® 10 SX		
SATA-IP-A5ST-AHCI1	AHCI1 project Netlist License for Arria® V ST		
SATA-IP-C5SX-AHCI1	AHCI1 project Netlist License for Cyclone® V SX		
SATA-IP-HOST-A	HOST IP for SATA-IP. Purchase with SATA-IP core		
SATA-IP-FAT32-A	FAT32 file system for SATA-IP. Purchase with SATA-IP core		
SATA-IP-exFAT-A	exFAT file system for SATA-IP. Purchase with SATA-IP core		
Please ask us about Multi-License, Evaluation License and Maintenance support License.			




10GbE TCP/IP Stack Implementation bit by All HW Logic without CPU

10GbE TCP Off-loading Engine(TOE10G-IP) IP core is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE10G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management. This IP product includes reference design which helps you to reduce development time. DesignGateway provide demo binary file for Intel[®] FPGA boards. You can evaluate TOE10G-IP core on real board before purchasing.



TCP Offloading Engine IP Core

Block diagram



Free evaluation on Intel®Arria® 10 SX FPGA Dev. kit is available **before** purchasing IP core

Features

- Over 1200MByte/sec real transfer speed
- Support Full Duplex
- Fully hard-wired TCP/IP protocol control to build CPU-less network system
- Support Multi-Session
- Free evaluation before purchasing

for 1Gbit Ethernet



Product Line.up

TOE10G-IP core

TOF10G-IP-A10	1 project Netlist License for Arria®10
	i projectivenist License ioi Anna io

For more detail and technical information on our web site www.dgway.com/TOE10G-IP_A_E.html Please ask us about Multi-License, Evaluation License and Maintenance support License.

1Gbit TCP Off-loading All Hardware Logic

Mithout GPL


TOE1G-IP core

TOE1G-IP-A10	IP-A10 1 project Netlist License for Arria®10	
TOE1G-IP-A5	1 project Netlist License for Arria® V	
TOE1G-IP-S4	1 project Netlist License for Stratix®IV	

For more detail and technical information on our web site www.dgway.com/TOE1G-IP_A_E.html



Performance







Ideal for network applications that require broadcast and low latency!!

- All hardware logic to achive CPU-less system
- Minimum overhead and very low latency
- Support Full Duplex
- Free evaluation before purchasing

UDP10G-IP-A10	1 project Netlist License for Arria® 10	
UDP1G-IP-A10	A10 1 project Netlist License for Arria [®] 10	
UDP1G-IP-A5	IG-IP-A5 1 project Netlist License for Arria® V	
UDP1G-IP-C5 1 project Netlist License for Cyclone® V		

For more detail and technical information on our web site www.dgway.com/UDP10G-IP_A_E.html and www.dgway.com/UDP-IP_A_E.html



http://www.dgway.com/IPcores_A_E.html






Easy to apply to FAT32 Data Recorder System!!

USB3.0 IP core complaints with the USB 3.0 specification Revision1.0. This IP core provides link layer and protocol layer. Physical layer interfaces to PHY chip by TI. Mass storage class reference design for Intel® FPGA board is included in the IP core license. You can start your development from the design step by step and shorten development time and reduce the cost.





Evaluation on Cyclone® IV GX FPGA Dev. kit with AB08-USB3HSMC

Features



Line up both Host & Device



Ready to start Dev. on real board!! Provide reference design for Intel[®] FPGA boards

 Host IP
 FAT32 File access demo

 Inflations
 Designs for practice lengths for solutions

 Device IP
 FAT32 Data recording demo

Complaint with USB 3.0 5Gbps

Support All transmission taps

Reference Designs are available for practical applications



FPGA records data and transfers it through USB3.0. At PC side, it is recognized as FAT32 files.

Accessories for evaluation



Please ask us about Multi-License, Evaluation License and Maintenance support License. For more detail and technical information on our web site www.dgway.com/USB3-IP_A_E.html



AB08-USB3HSMC

You Tube Designgateway IP core

IP core Evaluation Demo are available on youtube

Product Line.up,

IP core			
USB3H-IP-A5	3H-IP-A5 Host IP. 1 project Netlist License for Arria® V		
USB3H-IP-C5	Host IP. 1 project Netlist License for Cyclone® V		
USB3H-IP-S4	Host IP. 1 project Netlist License for Stratix [®] IV		
USB3H-IP-C4	Host IP. 1 project Netlist License for Cyclone® IV		
USB3H-IP-A2	Host IP. 1 project Netlist License for Arria® II		
USB3D-IP-A5	Device IP. 1 project Netlist License for Arria® V		
USB3D-IP-C5	Device IP. 1 project Netlist License for Cyclone® V		
USB3D-IP-S4	Device IP. 1 project Netlist License for Stratix® IV		
USB3D-IP-C4	Device IP. 1 project Netlist License for Cyclone® IV		
USB3D-IP-A2	Device IP. 1 project Netlist License for Arria® II		







Adapter Boards For IP Core Evaluation

AB Series is Extension Adapter Boards for Gigabit IP core evaluation. AB Series support Intel[®] FPGA boards. By using AB Series, Gigabit IP cores work on Intel[®] FPGA boards.

For Evaluation before Purchasing





Product Line up

P	Part Number	Description	IP core	FPGA Board
	AB02-CROSSOVER	SATA-SATA crossover board for SATA Device IP evaluation Convert straight cable to SATA cross cable	Source and the state of the state	Intel®
	AB08-USB3HSMC	HSMC-USB3.0 adaptor board USB3.0 TypeA to A cable (1m) is contained	USB 3.0	Stratix [®] V GX Stratix [®] IV GX
	AB09-FMCRAID	FMC-SATA(10ch) adapter board for SATA-IP with RAID evaluation		Arria [®] 10 SX/GX Arria [®] V GX Arria [®] II GX Cyclone [®] V GX
	AB12-HSMCRAID	HSMC-SATA(8ch) adapter board for SATA-IP with RAID evaluation	Secrete	Cyclone [®] IV GX Development kit ReFLEX CES Alaric Instant-DevKit
	AB16-PCIeXOVER	PCIe Crossover Adapter board for NVMe IP evaluation	NVMe IP core	

Purchasing available on Mouser

For more detail and technical information on our web site http://www.dgway.com/ABseries.html

AB-LF-V2.0EA



Protect Intellectual Property from Illegal copy

AES 128

IPLock is FPGA logic security system which used very reliable AES encryption technology. IP properties in FPGA are protected from illegal copy by only including IP Lock in FPGA and connecting with encryption controller chip.

Features

- Strong security by AES-128 encryption
- Change & encrypt true random authentication data
- Immediately stop user logic without the chip
- Just 2 line connection between FPGA and IP Lock
- Laboratories Pack for prototype, already written unique ID
- Writer Set & Blank Encryption chip for mass production



Compile your FPGA user logic

Place IPLock security chip on your FPGA board

Laboratories, Pack, for prototype



Contents of Laboratories pack. Encryption chips unique ID inside Laboratories Pack contains encryption chips which are already written unique ID at shipment by Design Gateway. No one can rewrite this fixed ID key. To avoid duplication, each Laboratories pack have different unique ID key, so user must use IP Lock core with encryption chips in same package. Design Gateway provide encryption chip 10 pcs package (IPL-010L) and 30 pcs package (IPL-030L). This product is suitable for prototype and small lot usage.

 IPL-010L
 IP core netlist + encryption controller chip (unique ID inside) 10pcs pack

 IPL-030L
 IP core netlist + encryption controller chip (unique ID inside) 30pcs pack

Writer,Set,for,mass,production




Writer pack is suitable for mass production. User can write any ID key to blank encryption chip by using IP Lock write. User can set and write optional ID key for each products or lot. Writer pack contains blank chip 3 pcs. For mass production, The Writer pack is used with Blank Chip

Designgateway IPlock

検索日





IPLock Demo is available on youtube

 IPL-003WR
 IPLock Writer, IPLick core + IPL-CHP 3pcs (Blank Encryption chip)

 IPL-CHP
 Blank Encryption chip for IPL-003WR (MOQ 100pcs)

Easy to protect your IP core <mark>&</mark> logic data !

Step1: Prepare SOIC-8 pattern for security chip on your board Step2: purchase IPLock for FPGA logic protection Step3: Compile your FPGA logic with IPLock core Step4: Put IPLock security chip on FPGA board

Purchasing available on Mouser







Convenient and High-Speed Configuration Module via microSD





Ultra High-Speed Programming!!

Just 3 second to program 20MBytes (=160Mbit) configuration data. (comparison with on board flash, it takes about 7 minutes...)



Only one SDLink can configure up to 8 FPGAs at same time.



SDLink is a high speed FPGA configuration module which stores data on microSD card. FPGA configuration data is easily updated by just swapping microSD card.

Easy!!

Just swap microSD to update & change circuit data immediately!! Convenient update without Programming tools, Download cable and System suspended.

High-Speed Configuration Convenient field update Tool free High-Speed Programming Easy to swap

Practical example

