PDF Download
1 Introduction
2 Hardware overview
2.1 Xilinx Transceiver (PMA for 10GBASE-R)
2.2 LL10GEMAC
2.3 PMARstCtrl
2.4 UDP10GRx
2.5 CPU and Peripherals
2.5.1 AsyncAxiReg
2.5.2 UserReg
3 CPU Firmware (FPGA)
3.1 Display parameters
3.2 Set parameters
3.3 Receive data test
3.4 Function list in User application
4 Test Software on PC
5 Revision History
Return to Top
UDP10GRx IP reference design