PDF Download
1 Introduction
2 Hardware overview
2.1 TestGen
2.2 NVMeRAID0x2IP
2.2.1 NVMe-IP
2.2.2 Integrated Block for PCI Express
2.2.3 Dual port RAM.
2.2.4 FIFO.
2.2.5 RAID0x2
2.3 CPU and Peripherals
2.3.1 AsyncAxiReg
2.3.2 UserReg
3 CPU Firmware
3.1 Test firmware (nvmeraid0g3testc)
3.1.1 Identify command
3.1.2 Write/Read command
3.1.3 SMART Command,
3.1.4 Flush Command
3.1.5 Shutdown Command
3.2 Function list in Test firmware
4 Example Test Result
5 Revision History
Return to Top
2-ch RAID0 Design (NVMe-IP) reference design manual