

2-ch RAID0 Design (NVMe-IP) reference design manual

Rev1.0 2-Oct-17

1 Introduction




Figure 1-1 RAID0 by 2 SSDs Data Format

RAID0 system uses multiple storages to extend total storage capacity and increase write/read performance. Assumed that total number of device is N, total storage capacity is equal to N multiply by amount of storage and write and read speed are almost equal to N multiply by speed of one SSD.

Data format of RAID0 is shown in Figure 1-1. Data stream of the host side are split into a small stripe and transfer to one SSD at a time. Stripe size is the data size to store in one SSD before switching to other SSDs.

In the reference design, two SSDs are applied to run RAID0 system. Stripe size is equal to 512 bytes (one sector unit). Two SSDs connecting in the system should be same model to get the best performance and correct capacity. By using RAID0, the total capacity is equal to two times of SSDs and the performance for both write and read are almost two times. In our test system, Write speed of RAID0 NVMe is about 4200 MB/s and Read speed is about 6200 MB/s. (Performance from NVMe-IP demo by using one SSD are 2100 MB/s for write command and 3200 MB/s for read command).

User can modify RAID0 reference design to increase the numbers of NVMe SSD to achieve the better performance and bigger disk capacity.



2 Hardware overview




Figure 2-1 RAID0x2 Demo System by using NVMe-IP

RAID0x2 demo is modified from NVMe-IP standard reference design. Please see more details of standard reference design from following link.

http://www.dgway.com/products/IP/NVMe-IP/dg_nvmeip_refdesign_intel_en.pdf http://www.dgway.com/products/IP/NVMe-IP/dg_nvmeip_instruction_intel_en.pdf

To support RAID0 operation, Raid0x2 module is designed to be the interface block between user logic and two NVMe-IPs. To support higher bandwidth, data bus size of RAID0 is increased to 256-bit (two times of 128-bit which is used in NVMe-IP standard demo). To compatible with DG storage standard, the interface of Raid0x2 module is dgIF typeS. The user interface of Raid0x2 module connects to Avl2Reg and TestGen, same as NVMe-IP standard demo, but data bus size is bigger.

Two sets of two FIFOs are connected between Raid0x2 and DG NVMe-IP. They are used to be data buffer and also used to convert data bus size between 256-bit and 128-bit. For RAID0 operation, 256-bit data stream of UserFIFO is transferred to FIFO#0 or FIFO#1, selected by the logic inside Raid0x2 module. Raid0 logic switches the active SSD every 1-sector data transferring.

State machine of Raid0x2 is designed to receive and decode user interface from the user. From user input, the address and length of each NVMe-IP are calculated and forward to DG NVMe-IP through dgIF types (CMD) interface. State machine generates command request to both NVMe-IP and monitors busy flag until end of transfer.



User can modify 2-ch RAID0 reference design to support more than two SSDs in the system. The numbers of NVMe-IP, PCIe Hard-IP, and FIFOs must be increased. Also, the bus size between user logic and Raid0 module must be extended to N x 128-bit to increase data bandwidth at user side. The SSD model in every channel should be the same.



3 RAID0IP

Table 1 shows user interface of RAID0 module for both control interface and data interface. The interface is designed to dgIF typeS style. Comparing to NVMe-IP, the status signals and data bus size are double to support two channels.

Signal description of NVMe-IP is described in NVMe-IP datasheet. http://www.dgway.com/products/IP/NVMe-IP/dg_nvmeip_datasheet_intel_en.pdf

3.1 Port Description

Table 1 Signal Description of Raid0 IP (only control interface)

Signal	Dir	Description			
	User Interface				
RstB	In	Reset signal. Active low. Please use same reset signal as NVMe-IP.			
Clk	In	System clock for running NVMe IP. The frequency must be more than or equal to PCleClk			
		which is output from Avalon-ST PCIe Hard IP			
		(125 MHz for PCle Gen2, 250 MHz for PCle Gen3).			
	dgIF typeS				
UserCmd[1:0]	In	User Command. "00": Identify command, "10": Write PCIe SSD, "11": Read PCIe SSD.			
UserAddr[47:0]	In	Start address to write/read SSD in sector unit (512 byte). From SSD characteristic, it is			
		recommended to set bit[3:0]="0000" to align 8 Kbyte size which is 2xSSD page size.			
		Write/Read performance in most SSD are reduced when start addrss is not aligned to 4 Kbyte			
		unit.			
UserLen[47:0]	In	Total transfer size in the request in sector unit (512 byte). Valid from 1 to (LBASize-UserAddr).			
UserReq	In	Request the new command. Can be asserted only when the IP is Idle (UserBusy='0').			
		Asserted with valid value on UserCmd/UserAddr/UserLen signals.			
UserBusy	Out	IP Busy status. New request will not be allowed if this signal is asserted to '1'.			
LBASize[47:0]	Out	Total capacity of PCIe SSD in sector unit (512 byte). Default value is 0.			
		This value is equal to two times of LBASize value output from IP#0.			
UserError	Out	Error flag. Assert when UserErrorType is not equal to 0.			
		The flag can be cleared by asserting RstB signal.			
UserErrorType[0-1][31:0]	Out	Error status which are mapped from status in each NVMe-IP. [0]-IP#0, [1]-IP#1			
UserFifoWrCnt[15:0]	In	Write data counter of User received FIFO. Used to check FIFO space size.			
		If total size is less than 16-bit, please fill '1' to upper bit.			
		UserFifoWrEn can be asserted when UserFifoWrCnt[15:5] is not equal to all 1.			
UserFifoWrEn	Out	Write data valid of User received FIFO			
UserFifoWrData[255:0]	Out	Write data bus of User received FIFO. Synchronous to UserFifoWrEn.			
UserFifoRdCnt[15:0]	In	Read data counter of User transmit FIFO. Used to check data available size in FIFO.			
		If total FIFO size is less than 16-bit, please fill '0' to upper bit.			
		UserFifoRdEn can be asserted when UserFifoRdCnt[15:4] is not equal to 0.			
UserFifoEmpty	In	FIFO empty flag of User transmit FIFO. This signal is unused in the design.			
UserFifoRdEn	Out	Read valid of User transmit FIFO			
UserFifoRdData[255:0]	In	Read data returned from User transmit FIFO. Valid in the next clock after UserFifoRdEn is			
		asserted.			



Signal	Dir	Description		
Other Interface				
TestPin[0-1][31:0]	Out	Direct mapped from TestPin in each NVMe-IP. [0]-IP#0, [1]-IP#1		
TimeOutSet[31:0]	Out	Timeout value to wait completion from SSD. Time unit is equal to 1/(Clk frequency).		
LinkSpeed[0-1][1:0]	Out	PCIe speed in each NVMe-IP. Bit[0]-IP#0, [1]-IP#1		
AdmCompStatus[0-1][15:0]	Out	Direct mapped from AdmCompStatus in each NVMe- IP. [0]-IP#0, [1]-IP#1		
IOCompStatus[0-1]15:0]	Out	Direct mapped from IOCompStatus in each NVMe- IP. [0]-IP#0, [1]-IP#1		
NVMeCAPReg[0-1][31:0]	Out	Direct mapped from NVMeCAPReg in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenCtrlWrEn[1:0]	Out	Direct mapped from IdenCtrlWrEn in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenCtrlWrAddr[0-1][7:0]	Out	Direct mapped from IdenCtrlWrAddr in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenCtrlWrData[0-1][127:0]	Out	Direct mapped from IdenCtrlWrData in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenNameWrEn[1:0]	Out	Direct mapped from IdenNameWrEn in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenNameWrAddr[0-1][7:0]	Out	Direct mapped from IdenNameWrAddr in each NVMe- IP. [0]-IP#0, [1]-IP#1.		
IdenNameWrData[0-1][127:0]	Out	Direct mapped from IdenNameWrData in each NVMe- IP. [0]-IP#0, [1]-IP#1.		



3.2 Timing Diagram

Timing diagram of RAID user interface and Identify device interface are similar to NVMe-IP, so user can check more details from IP datasheet. For RAID FIFO interface, the details are described as follows.




Figure 3-1 RAID FIFO Timing Diagram of Write Command

When user sends write command to RAID system, data stream are forwarded from UserTxFifo to TxFifo[0]-[1]. Only one TxFifo is active to transfer one sector data and the active NVMe channel is switched in the next sector transfer, following RAID0 behavior. Before forwarding data, UserFifoRdCnt and TxFifoWrCnt of active channel are monitored to confirm that at least 1 sector data is stored in UserTxFifo and at least 2-sector free space is available in TxFifo of active channel. UserFifoRdEn is asserted for 16 clock periods to transfer 512-byte data.






Figure 3-2 RAID FIFO Timing Diagram of Read Command

When user sends read command to RAID system, data stream are forwarded from RxFifo[0]-[1] to UserRxFifo, as shown in Figure 3-2. Similar to write command, only one RxFifo is active to transfer each 512-byte data. The active NVMe channel is switched before transferring the next sector. Before forwarding data, UserFifoWrCnt and RxFifoRdCnt of active channel are monitored to confirm that at least 1 sector data is stored in RxFifo of active channel and at least 2-sector free space is available in UserRxFifo. UserFifoWrEn is asserted for 16 clock periods to transfer 512-byte data.



4 CPU

CPU system in RAID0 design is almost same as NVMe-IP standard demo. But register map for expected pattern and read pattern are extended from 128-bit to 256-bit and the status signals are extended to support two channels, as shown in Table 2

Table 2 Register Map

Λ al al u a = -	De vister News	Table 2 Register Map
Address	Register Name	Description
Rd/Wr	(Label in	
	"nvmeipraid0x2test.c")	
BA+0x00	User Address (Low) Reg	[31:0]: Input to be start sector address
Wr	(USRADRL_REG)	(UserAddr[31:0] of RAID0 following dgIF typeS)
BA+0x04	User Address (High) Reg	[15:0]: Input to be start sector address
Wr	(USRADRH_REG)	(UserAddr[47:32] of RAID0 following dgIF typeS)
BA+0x08	User Length (Low) Reg	[31:0]: Input to be transfer length in sector unit
Wr	(USRLENL_REG)	(UserLen[31:0] of RAID0 following dgIF typeS)
BA+0x0C	User Length (High) Reg	[15:0]: Input to be transfer length in sector unit
Wr	(USRLENH_REG)	(UserLen[47:32] of RAID0 following dgIF typeS)
BA+0x10	User Command Reg	[1:0]: Input to be user command (UserCmd of RAID0 following dgIF typeS)
Wr	(USRCMD_REG)	"00"-Identify, "10"-Write SSD, "11"-Read SSD,
		When this register is written, the design generates command request to
		RAID0IP to start new command operation.
BA+0x14	Test Pattern Reg	[2:0]: Test pattern select
Wr	(PATTSEL_REG)	"000"-Increment, "001"-Decrement, "010"-All 0, "011"-All 1, "100"-LFSR
BA+0x100	User Status Reg	[0]: UserBusy of RAID0 following dgIF typeS ('0': Idle, '1': Busy)
Rd	(USRSTS_REG)	[1]: UserError of RAID0 following dgIF typeS ('0': Normal, '1': Error)
		[2]: Data verification fail ('0': Normal, '1': Error)
		[4:3]: PCIe speed from IP#0
		[6:5]: PCIe speed from IP#1
		("00": No linkup, "01": PCle Gen1, "10": PCle Gen2, "11": PCle Gen3)
BA+0x104	Total device size (Low) Reg	[31:0]: Total capacity of RAID0 in sector unit
Rd	(LBASIZEL_REG)	(LBASize[31:0] of RAID0 following dgIF typeS)
BA+0x108	Total device size (High) Reg	[15:0]: Total capacity of RAID0 in sector unit
Rd	(LBASIZEH_REG)	(LBASize[47:32] of RAID0 following dgIF typeS)
BA+0x180	User Error Type CH#0 Reg	[31:0]: Mapped to UserErrorType of NVMe-IP#0
Rd	(USRERRTYPE0_REG)	
BA+0x184	User Error Type CH#1 Reg	[31:0]: Mapped to UserErrorType of NVMe-IP#1
Rd	(USRERRTYPE1_REG)	
BA+0x190	Completion Status CH#0 Reg	[15:0]: Mapped to AdmCompStatus[15:0] of NVMe-IP#0
Rd	(COMPSTS0_REG)	[31:16]: Mapped to IOCompStatus[15:0] of NVMe-IP#0
BA+0x194	Completion Status CH#1 Reg	[15:0]: Mapped to AdmCompStatus[15:0] of NVMe-IP#1
Rd	(COMPSTS1_REG)	[31:16]: Mapped to IOCompStatus[15:0] of NVMe-IP#1
BA+0x1A0	NVMe CAP CH#0 Reg	[31:0]: Mapped to NVMeCAPReg[31:0] of NVMe-IP#0
Rd	(NVMCAP0_REG)	
BA+0x1A4	NVMe CAP CH#1 Reg	[31:0]: Mapped to NVMeCAPReg[31:0] of NVMe-IP#1
Rd	(NVMCAP1_REG)	
BA+0x1B0	Test pin of NVMe-IP#0 Reg	[31:0]: Mapped to TestPin of NVMe-IP#0
Rd	(NVMTESTPIN0_REG)	
BA+0x1B4	Test pin of NVMe-IP#1 Reg	[31:0]: Mapped to TestPin of NVMe-IP#1
Rd	(NVMTESTPIN1_REG)	
	= ,	




Address	Register Name	Description
Rd/Wr	(Label in the	
	"nvmeipraid0x2test.c")	
BA+0x200	Data Failure Address (Low) Reg	[31:0]: Latch value of failure address[31:0] in byte unit from read command
Rd	(RDFAILNOL_REG)	
BA+0x204	Data Failure Address (High) Reg	[24:0]: Latch value of failure address [56:32] in byte unit from read
Rd	(RDFAILNOH_REG)	command
BA+0x240	Expected value Word0 Reg	[31:0]: Latch value of expected data [31:0] from read command
Rd	(EXPPATW0_REG)	[ene]. Zatan ratao a anapasaa aata [ene] non rata communi
BA+0x244	Expected value Word1 Reg	[31:0]: Latch value of expected data [63:32] from read command
Rd	(EXPPATW1_REG)	[61.6]. Eaton value of expected data [66.62] from road command
BA+0x248	Expected value Word2 Reg	[31:0]: Latch value of expected data [95:64] from read command
Rd	(EXPPATW2_REG)	[51.6]. Eaton value of exposion data [66.61] from road command
BA+0x24C	Expected value Word3 Reg	[31:0]: Latch value of expected data [127:96] from read command
Rd	(EXPPATW3_REG)	[01.0]. Eaton value of expected data [127.00] from road command
BA+0x250	Expected value Word4 Reg	[31:0]: Latch value of expected data [159:128] from read command
Rd	(EXPPATW4_REG)	[01.0]. Eaton value of expected data [100.120] from road command
BA+0x254	Expected value Word5 Reg	[31:0]: Latch value of expected data [191:160] from read command
Rd	(EXPPATW5_REG)	[51.6]. Eaton value of exposion data [1011166] from four confinance
BA+0x258	Expected value Word6 Reg	[31:0]: Latch value of expected data [223:192] from read command
Rd	(EXPPATW6_REG)	[01.0]. Eaton value of expected data [220.102] from road command
BA+0x25C	Expected value Word7 Reg	[31:0]: Latch value of expected data [255:224] from read command
Rd	(EXPPATW7_REG)	[01.0]. Eaton value of expected data [200.221] from road command
BA+0x280	Read value Word0 Reg	[31:0]: Latch value of read data [31:0] from read command
Rd	(RDPATW0_REG)	[01.0]. Lateri value er read data [01.0] from read commune
BA+0x284	Read value Word1 Reg	[31:0]: Latch value of read data [63:32] from read command
Rd	(RDPATW1_REG)	[01.0]. Eaton value of road data [00.02] from road command
BA+0x288	Read value Word2 Reg	[31:0]: Latch value of read data [95:64] from read command
Rd	(RDPATW2_REG)	[01.0]. Eaton value of road data [00.01] from road command
BA+0x28C	Read value Word3 Reg	[31:0]: Latch value of read data [127:96] from read command
Rd	(RDPATW3_REG)	[01.0]. Eaton value of road data [127.00] from road dominand
BA+0x290	Read value Word4 Reg	[31:0]: Latch value of read data [159:128] from read command
Rd	(RDPATW4_REG)	[51.6]. Eaton value of road data [100.126] from road communic
BA+0x294	Read value Word5 Reg	[31:0]: Latch value of read data [191:160] from read command
Rd	(RDPATW5_REG)	[5.1.5]. Eaton value of four data [151.150] from four communic
BA+0x298	Read value Word6 Reg	[31:0]: Latch value of read data [223:192] from read command
Rd	(RDPATW6_REG)	[2.1.2]2.1.1. 15.00 0. 1500 000 [2.20.102] 1101111000 0011110110
BA+0x29C	Read value Word7 Reg	[31:0]: Latch value of read data [255:224] from read command
Rd	(RDPATW7_REG)	[2.1.2] (a.a. a. toka aaaa [200.22 i] iloin toka oominana
BA+0x2C0	Current test byte (Low) Reg	[31:0]: Current test data size of TestGen module in byte unit (bit[31:0])
Rd	(CURTESTSIZEL_REG)	[2.1.2]. 2.1.2.1. tool data died of tool model in byte disk (billette))
BA+0x2C4	Current test byte (High) Reg	[24:0]: Current test data size of TestGen module in byte unit (bit[56:32])
Rd	(CURTESTSIZEH_REG)	
BA+0x2000	Identify Device Command Data	4Kbyte Identify Controller Data Structure from NVMe CH#0
- 0x2FFF	(IDENCTRLO_REG)	
BA+0x3000	Identify Namespace Data	4Kbyte Identify Namespace Data Structure NVMe CH#0
- 0x3FFF	(IDENNAMEO_REG)	, .,
BA+0x4000	Identify Device Command Data	4Kbyte Identify Controller Data Structure from NVMe CH#1
- 0x4FFF	(IDENCTRL1_REG)	
BA+0x5000	Identify Namespace Data	4Kbyte Identify Namespace Data Structure NVMe CH#1
- 0x5FFF	(IDENNAME1_REG)	
	- /	



5 TestGen

Comparing to NVMe-IP single channel demo, data bus of test pattern is extended from 128-bit to 256-bit, as shown in Figure 5-1.



2-Oct-17 Page 10



6 Example Test Result

The example test result when running RAID0 demo system by using two 512 GB Samsung 960 Pro SSDs is shown in Figure 6-1.




Figure 6-1 Performance of RAID0x2 IP demo by using Samsung 960 Pro SSD

When running 2-ch RAID0 with 2 PCIe Gen3, write performance is about 4200 Mbyte/sec and read performance is about 6200 Mbyte/sec.



7 Revision History

Revision	Date	Description
1.0	02-Oct-17	Initial version release

Copyright: 2017 Design Gateway Co,Ltd.