



**Design Gateway Co.,Ltd**

E-mail: ip-sales@design-gateway.com

URL: www.design-gateway.com

**Features**

- NVMe host controller with PCIe Soft IP to access one NVMe SSD without CPU and external memory
- Includes 256-Kbyte RAM to be data buffer
- Simple user interface by dgIF typeS
- Supports six commands - Identify, Shutdown, Write, Read, SMART and Flush
- Supported NVMe device
  - Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
  - MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
  - MDTS (Maximum Data Transfer Size): At least 5 (128 Kbyte) or 0 (no limitation)
  - LBA unit: 512 bytes or 4096 bytes
- User clock frequency must be more than or equal to PHY clock (250MHz for Gen3)
- Operating with Xilinx PCIe PHY, 4-lane PCIe Gen3 (128-bit bus interface)
- One NVMeG3 IP connects to one NVMe SSD directly
- Available reference design:
  - KCU105 with AB18-PCIeX16/AB16-PCIeXOVR adapter board.
  - ZCU102 with AB17-M2FMC adapter board
  - VCU118 with AB18-PCIeX16 adapter board
- Customized service for following features
  - Additional NVMe commands
  - RAM size or RAM type (URAM) modification


| Core Facts                                   |  |
|--|--|
| Provided with Core                           |  |
| Documentation                                | Reference Design Manual<br>Demo Instruction Manual |
| Design File Formats                          | Encrypted Netlist                                  |
| Instantiation Templates                      | VHDL   |
| Reference Designs & Application Notes        | Vivado Project,<br>See Reference Design Manual     |
| Additional Items                             | Demo on ZCU102,VCU118,KCU105                       |
| Support                                      |  |
| Support provided by Design Gateway Co., Ltd. |  |

**Table 1: Example Implementation Statistics**

| Family                   | Example Device      | Fmax (MHz) | CLB Regs | CLB LUTs | CLB  | IOB | BRAM Tile | Design Tools |
|--------------------------|---------------------|------------|----------|----------|------|-----|-----------|--------------|
| Kintex-Ultrascale (GTH)  | XCKU040-FFVA1156-2E | 300        | 11168    | 12047    | 2518 | -   | 70        | Vivado2019.1 |
| Kintex-Ultrascale+ (GTy) | XCKU5P-FFVB676-2E   | 300        | 11107    | 12024    | 2461 | -   | 70        | Vivado2019.1 |
| Zynq-Ultrascale+ (GTH)   | XCZU9EG-FFVB1156-2E | 300        | 11107    | 12018    | 2606 | -   | 70        | Vivado2019.1 |
| Zynq-Ultrascale+ (GTH)   | XCZU7EV-FFVC1156-2E | 300        | 11147    | 12029    | 2779 | -   | 70        | Vivado2019.1 |
| Virtex-Ultrascale+ (GTy) | XCVU9P-FLGA2104-2LE | 300        | 11107    | 12027    | 2546 | -   | 70        | Vivado2019.1 |

*Note: Actual logic resource dependent on percentage of unrelated logic*

## Applications



**Figure 1: NVMeG3 IP Application**

NVMe IP Core with PCIe Gen3 Soft IP (NVMeG3 IP) is ideal to access NVMe SSD without PCIe Hard IP, CPU and external memory. NVMeG3 IP includes PCIe Gen3 Soft IP and 256 Kbyte memory. This solution is strongly recommended for the application which requires very large storage with ultra high speed performance by using the low-cost FPGA which does not contain a PCIe Hard IP. Also, when the selected device has not enough PCIe hard IP for connecting with all NVMe SSDs, the system can be designed by using both NVMe IP and NVMeG3 IP, as shown in Figure 1.

When the selected FPGA integrates PCIe hard IP and a number of PCIe hard IP in the FPGA is enough, it is recommended to use DG NVMe IP Core for smaller FPGA resource utilization.

## General Description




Figure 2: NVMeG3 IP Block Diagram

Design Gateway develops NVMeG3 IP to be NVMe host controller including PCIe Soft IP for accessing NVMe SSD. Comparing to standard DG NVMe IP, the user interface and features in NVMeG3 IP is similar. However, NVMeG3 IP includes PCIe Soft IP which implements Data link layer and some parts of Physical layer of PCIe protocol. Physical interface of NVMeG3 IP connects with Xilinx PCIe PHY via 128-bit PIPE interface. Xilinx PCIe PHY includes the transceiver and the logic of equalizer.

NVMeG3 IP consists of NVMe IP and PCIe soft IP, so all features of NVMeG3 IP are similar to the standard IP. Table 2 shows the comparison between NVMe IP and NVMeG3 IP.

**Table 2: DG NVMe-IP comparison**

| Feature         | NVMe IP                                  | NVMeG3 IP                                   |
|-----------------|--|---|
| PCIe Interface  | 128-bit AXI4 Stream                      | 128-bit PIPE                                |
| Xilinx PCIe IP  | Integrated Block for PCIe (PCIe Hard IP) | Xilinx PCIe PHY (Transceiver and equalizer) |
| PCIe Hard IP    | Necessary                                | <b>Not use</b>                              |
| PCIe Speed      | <b>1-4 Lane with Gen3 or lower speed</b> | Support only 4-lane PCIe Gen3               |
| User Interface  | dgIF typeS                               | dgIF typeS                                  |
| FPGA resource   | <b>Smaller</b>                           | Larger                                      |
| Maximum SSD     | Depend on the number of PCIe Hard IPs    | <b>Depend on the number of transceivers</b> |
| SSD Performance | Up to 3300 MB/s*                         | Up to 3300 MB/s*                            |

\*Note: This performance is achieved by testing with 500 GB Samsung 970 PRO SSD

As shown in Table 2, the main advantage of NVMeG3 IP is that PCIe hard IP is not necessary. Therefore, the maximum number of SSD is not limited by the number of PCIe hard IP but limited by the number of transceivers and the resource utilization. However, the disadvantage of the NVMeG3 IP is the resource utilization which is larger than NVMe IP for implementing PCIe soft IP. Also, NVMeG3 IP supports only 4-lane PCIe Gen3 SSD.


More details of the standard NVMe IP are described in NVMe IP datasheet which can be downloaded from our website.

[https://dgway.com/products/IP/NVMe-IP/dg\\_nvme\\_ip\\_data\\_sheet\\_en.pdf](https://dgway.com/products/IP/NVMe-IP/dg_nvme_ip_data_sheet_en.pdf)

The reference design on FPGA evaluation boards are available to evaluate before purchasing.

## Functional Description

Figure 3 shows operation flow of NVMeG3 IP after IP reset is de-asserted.



**Figure 3: NVMeG3 IP Operation Flow**

As shown in Figure 3, the operation of NVMeG3 IP has three phases, i.e., Initialization, Command operation and No operation. Comparing to NVMe IP, all operations of NVMeG3 IP are similar. However, there is the additional process in the initialization in NVMeG3 IP for running PCIe link initialization and training. This process is controlled by the Physical layer to configure and initialize link and port. The process consists of several steps as follows.

- 1) Detects device connection by monitoring electrical idle signal.
- 2) Polling until Bit/Symbol of every lane is locked.
- 3) Sets the number of lanes to 4 lanes.
- 4) Sets PCIe speed to Gen3.
- 5) Adjusts the equalizer parameters.
- 6) Sets flow control parameters.

After finishing this step, the signal quality is in the good status and ready to transfer PCIe packet. The remaining steps are similar to NVMe IP. Please check more details from NVMe IP datasheet.

As shown in Figure 2, NVMeG3 IP includes PCIe Soft IP which is optimized for running with NVMe protocol. So, the resource utilization is less than the usual PCIe Soft IP. More details of PCIe Soft IP are described as follows.

- **PCIe Data Link Controller**

PCIe Data Link Controller implements Data Link Layer of PCIe protocol. The function of the Data Link Layer is to ensure reliable delivery of TLPs which is the packet format for transferring between PCIe Transaction Controller and PCIe Data Link Controller. LCRC (Link Cyclic Redundancy Code) is added to each TLP for error checking at the receiver. Besides, the Sequence Number is appended to check the packet order. As a result, the receiver can sort the packet to be the same order as the sender. Also, the receiver can detect the missing TLPs.

After the receiver verifies LCRC and the Sequence Number, Ack DLLPs (Data Link Layer Packets) are generated to confirm good reception of TLPs. Nak DLLPs are created to indicate a transmission error. When Nak is received, the transmitter re-sends the TLPs to solve the problem.

Additionally, two 2Kbyte RAMs are included to be Replay buffer and the data buffer for transferring data in each direction.

- **PCIe Media Access Controller (PCIe MAC)**

PCIe MAC is designed to interface with Xilinx PCIe PHY by PIPE. There are two purposes of this module. First is to run Link initialization and training process. Second is to control data packet following PCIe physical specification.


For Link initialization and training, some processes are implemented within Xilinx PCIe PHY such as CDR for Bit lock and Block lock for Gen3 speed. LTSSM (Link Training and Status State Machine), implemented in PCIe MAC, is responsible to control Link width, Lane reversal, Polarity inversion and Link data rate (Gen3 speed). As Gen3 operates at 8.0 GT/s which is more sensitive than Gen1 and Gen2, the additional features must be implemented in PCIe Gen3 MAC, i.e., DC balance and equalization.

After finishing the initialization and training, data packet is transferred. To transmit the packet, PCIe MAC consists of multiplexer for selecting the data types, byte striping for arranging data format in each lane and data scrambling for reducing the noise. On the other hand, the receiver consists of the logic to run data de-scrambling, byte un-striping and data filtering.

## User Logic

User logic for running NVMeG3 IP is similar to user logic for running NVMe IP, so user can use the same logic for running NVMe IP and NVMeG3 IP.

## Xilinx PCI Express PHY



**Figure 4: Block Diagram of Xilinx PCI Express PHY**

This module is provided by Xilinx to allow a PCIe MAC to be built by Soft IP instead of Hard IP. The user interface is PHY Interface for PCI Express (PIPE). To operate with NVMeG3 IP, PCIe PHY uses Lane width to x4 and Link speed to 8.0 GT/s. More details of Xilinx PCIe PHY are described in “PG239: PCI Express PHY” document.

[https://www.xilinx.com/support/documentation/ip\\_documentation/pcie\\_phy/v1\\_0/pg239-pcie-phy.pdf](https://www.xilinx.com/support/documentation/ip_documentation/pcie_phy/v1_0/pg239-pcie-phy.pdf)

## Core I/O Signals

Descriptions of all signal I/Os are provided in Table 3 and Table 4.

**Table 3: User logic I/O Signals (Synchronous to Clk signal)**

| Signal                           | Dir | Description   |
|----------------------------------|-----|---|
| <b>Control I/F of dgIF typeS</b> |     |   |
| RstB                             | In  | Synchronous reset signal. Active low. De-assert to '1' when Clk signal is stable.   |
| Clk                              | In  | System clock for running NVMeG3 IP.<br><i>Note: The Clk frequency must be more than or equal to PhyClk (250 MHz for PCIe Gen3).</i>   |
| UserCmd[2:0]                     | In  | User Command. Valid when UserReq='1'.<br>("000": Identify, "001": Shutdown, "010": Write SSD, "011": Read SSD, "100": SMART, "110": Flush, "101"/"111": Reserved)   |
| UserAddr[47:0]                   | In  | Start address to write/read SSD in 512-byte unit. Valid when UserReq='1'.<br>In case LBA unit = 4 Kbyte, UserAddr[2:0] must be always set to "000" to align 4-Kbyte unit.<br>In case LBA unit = 512 byte, it is recommended to set UserAddr[2:0]="000" to align 4-Kbyte size (SSD page size). Write/Read performance of most SSDs is reduced when start address is not aligned to page size.  |
| UserLen[47:0]                    | In  | Total transfer size to write/read SSD in 512-byte unit. Valid from 1 to (LBASize-UserAddr).<br>In case LBA unit = 4 Kbyte, UserLen[2:0] must be always set to "000" to align 4-Kbyte unit.<br>Valid when UserReq='1'.   |
| UserReq                          | In  | Asserts to '1' to send the new command request and de-asserts to '0' after IP starts the operation by asserting UserBusy to '1'. This signal can be asserted when the IP is Idle (UserBusy='0').<br>Command parameters (UserCmd, UserAddr, UserLen and CtmSubmDW0-DW15) must be valid and stable during UserReq='1'. UserAddr and UserLen are inputs for Write/Read command while CtmSubmDW0-DW15 are inputs for SMART/Flush command.   |
| UserBusy                         | Out | Asserted to '1' when IP is busy. New request must not be sent (UserReq to '1') when IP is still busy.   |
| LBASize[47:0]                    | Out | Total capacity of SSD in 512-byte unit. Default value is 0.<br>This value is valid after finishing Identify command.  |
| LBAMode                          | Out | LBA unit size of SSD ('0': 512 bytes, '1': 4 Kbytes). Default value is 0.<br>This value is valid after finishing Identify command..   |
| UserError                        | Out | Error flag. Assert to '1' when UserErrorType is not equal to 0.<br>The flag can be cleared by asserting RstB to '0'.  |
| UserErrorType[31:0]              | Out | Error status.<br>[0] – Error when PCIe class code is not correct.<br>[1] – Error from CAP (Controller capabilities) register which may be caused from<br>- MPSMIN (Memory Page Size Minimum) is not equal to 0.<br>- NVM command set flag (bit 37 of CAP register) is not set to 1.<br>- DSTRD (Doorbell Stride) is not 0.<br>- MQES (Maximum Queue Entries Supported) is more than or equal to 7.<br>More details of each register can be checked from NVMeCAPReg signal.<br>[2] – Error when Admin completion entry is not received until timeout.<br>[3] – Error when status register in Admin completion entry is not 0 or phase tag/command ID is invalid. Please see more details from AdmCompStatus signal.<br>[4] – Error when IO completion entry is not received until timeout.<br>[5] – Error when status register in IO completion entry is not 0 or phase tag is invalid. Please see more details from IOCompStatus signal.<br>[6] – Error when Completion TLP packet size is not correct. |



| Signal                           | Dir | Description  |
|----------------------------------|-----|--|
| <b>Control I/F of dglF typeS</b> |     |  |
| UserErrorType[31:0]              | Out | <p>[7] – Reserved</p> <p>[8] – Error from Unsupported Request (UR) flag in Completion TLP packet</p> <p>[9] – Error from Completer Abort (CA) flag in Completion TLP packet</p> <p>[10] – Error when Rx Buffer in Data Link controller is overflow</p> <p>[11] – Error from Data Link Layer protocol</p> <p>[15:12] – Reserved</p> <p>[16] - Error from unsupported LBA unit (LBA unit is not equal to 512 bytes or 4 Kbytes)</p> <p>[31:17] – Reserved</p> <p><i>Note: Timeout period of bit[2]/[4] is set from TimeOutSet input.</i></p> |
| <b>Data I/F of dglF typeS</b>    |     |  |
| UserFifoWrCnt[15:0]              | In  | Write data counter of Receive FIFO. Used to check full status.<br>If FIFO size signal is less than 16 bits, please fill '1' to upper bit.  |
| UserFifoWrEn                     | Out | Asserted to '1' to write data valid of Receive FIFO during running Read command.   |
| UserFifoWrData[127:0]            | Out | Write data bus of Receive FIFO. Valid when UserFifoWrEn='1'.   |
| UserFifoRdCnt[15:0]              | In  | Read data counter of Transmit FIFO. Used to check data size stored in FIFO.<br>If FIFO size signal is less than 16 bits, please fill '0' to upper bit.   |
| UserFifoEmpty                    | In  | The signal is unused for this IP.  |
| UserFifoRdEn                     | Out | Asserted to '1' to read data from Transmit FIFO during running Write command.  |
| UserFifoRdData[127:0]            | In  | Read data returned from Transmit FIFO.<br>Valid in the next clock after UserFifoRdEn is asserted to '1'.   |
| <b>NVMeG3 IP Interface</b>       |     |  |
| IPVesion[31:0]                   | Out | IP version number  |
| TestPin[31:0]                    | Out | Reserved to be IP Test point.  |
| TimeOutSet[31:0]                 | In  | Timeout value to wait completion from SSD. Time unit is equal to 1/(Clk frequency).<br>When TimeOutSet is set to 0, Timeout function is disabled.  |
| AdmCompStatus[15:0]              | Out | Status output from Admin Completion Entry<br>[0] – Set to '1' when Phase tag or Command ID in Admin Completion Entry is invalid.<br>[15:1] – Status field value of Admin Completion Entry  |
| IOCompStatus[15:0]               | Out | Status output from IO Completion Entry<br>[0] – Set to '1' when Phase tag in IO Completion Entry is invalid.<br>[15:1] – Status field value of IO Completion Entry   |
| NVMeCAPReg[31:0]                 | Out | The parameter value of the NVMe capability register when UserErrorType[1] is asserted to '1'.<br>[15:0] – MQES (Maximum Queue Entries Supported)<br>[19:16] – DSTRD (Doorbell Stride)<br>[20] – NVM command set flag<br>[24:21] – MPSMIN (Memory Page Size Minimum)<br>[31:25] – Undefined   |
| IdenWrEn                         | Out | Asserted to '1' for sending data output from Identify command.   |
| IdenWrDWEn[3:0]                  | Out | Dword (32 bit) enable of IdenWrData. Valid when IdenWrEn='1'.<br>'1': this dword data is valid, '0': this dword data is not available.<br>Bit[0], [1], [2] and [3] corresponds to IdenWrData[31:0], [63:32], [95:64] and [127:96] respectively.  |
| IdenWrAddr[8:0]                  | Out | Index of IdenWrData in 128-bit unit. Valid when IdenWrEn='1'.<br>0x000-0x0FF is 4Kbyte Identify controller data.<br>0x100-0x1FF is 4Kbyte Identify namespace data.   |
| IdenWrData[127:0]                | Out | 4Kbyte Identify controller data or Identify namespace data. Valid when IdenWrEn='1'.   |

| Signal                               | Dir | Description   |
|--------------------------------------|-----|---|
| <b>Custom interface</b>              |     |   |
| CtmSubmDW0[31:0] – CtmSubmDW15[31:0] | In  | 16 Dwords of Submission queue entry for SMART/Flush command.<br>DW0: Command Dword0, DW1: Command Dword1, ..., and DW15: Command Dword15.<br>These inputs must be valid and stable during UserReq='1' and UserCmd="100" (SMART) or "110" (Flush).     |
| CtmCompDW0[31:0] – CtmCompDW3[31:0]  | Out | 4 Dwords of Completion queue entry, output from SMART/Flush command.<br>DW0: Completion Dword0, DW1: Completion Dword1, ..., and DW3: Completion Dword3   |
| CtmRamWrEn                           | Out | Asserted to '1' for sending data output from custom command such as SMART command.  |
| CtmRamWrDWEEn[3:0]                   | Out | Dword (32 bit) enable of CtmRamWrData. Valid when CtmRamWrEn='1'.<br>'1': this dword data is valid, '0': this dword data is not available.<br>Bit[0], [1], [2] and [3] corresponds to CtmRamWrData[31:0], [63:32], [95:64] and [127:96] respectively. |
| CtmRamAddr[8:0]                      | Out | Index of CtmRamWrData when SMART data is received. Valid when CtmRamWrEn='1'.<br>(Optional) Index to request data input through CtmRamRdData for customized custom commands.  |
| CtmRamWrData[127:0]                  | Out | 512-byte data output from SMART command. Valid when CtmRamWrEn='1'.   |
| CtmRamRdData[127:0]                  | In  | (Optional) Data input for customized custom commands.   |

**Table 4: Physical I/O Signals (Synchronous to PhyClk)**


| Signal                     | Dir | Description  |
|----------------------------|-----|--|
| <b>PHY Clock and Reset</b> |     |  |
| PhyRstB                    | In  | Synchronous reset signal. Active low.<br>De-asserts to '1' when PCIe PHY is not in reset state, detected by phy_phystatus_rst signal de-asserted to '0'.   |
| PhyClk                     | In  | Clock output from PCIe PHY (250 MHz).  |
| <b>Other PHY Interface</b> |     |  |
| MACTestPin[63:0]           | Out | Test point of PCIe MAC.  |
| MACStatus[7:0]             | Out | Status output from PCIe MAC.   |
| <b>PIPE Data Interface</b> |     |  |
| PhyTxData[255:0]           | Out | Parallel data output to PHY.<br><i>Note: When connecting to PHY on Ultrascale device, only 128-bit is used.</i><br><i>PhyTxData[31:0] must connect to phy_txdata[31:0]</i><br><i>PhyTxData[95:64] must connect to phy_txdata[63:32]</i><br><i>PhyTxData[159:128] must connect to phy_txdata[95:64]</i><br><i>PhyTxData[223:192] must connect to phy_txdata[127:96]</i>   |
| PhyTxDataK[7:0]            | Out | Control data to indicate whether PCIeTxData is control or data.  |
| PhyTxDataValid[3:0]        | Out | Asserted to '1' when the valid data is on PhyTxData.   |
| PhyTxStartBlock[3:0]       | Out | Asserted to '1' at the first clock of 128b block to indicate start of block.<br>Valid when PhyTxDataValid='1'.   |
| PhyTxSyncHeader[7:0]       | Out | Indicates whether data block is ordered set or data stream.<br>Valid at the first clock of 128b block together with PhyTxStartBlock.   |
| PhyRxData[255:0]           | In  | Data input from PHY.<br><i>Note: When connecting to PCIe PHY on Ultrascale device, only 128-bit is used.</i><br><i>PhyRxData[31:0] must connect to phy_rxdata[31:0]</i><br><i>PhyRxData[95:64] must connect to phy_rxdata[63:32]</i><br><i>PhyRxData[159:128] must connect to phy_rxdata[95:64]</i><br><i>PhyRxData[223:192] must connect to phy_rxdata[127:96].</i><br><i>NVMeG3 IP ignores the remaining bits (bit[63:32], bit[127:96], bit[191:160] and bit[255:224]).</i>  |
| PhyRxDataK[7:0]            | In  | Control data to indicate whether PhyRxData is control or data.   |
| PhyRxDataValid[3:0]        | In  | Asserts to '1' when the valid data is on PhyRxData.  |
| PhyRxStartBlock[7:0]       | In  | Asserts to '1' at the first clock of 128b block to indicate start of block.<br>Valid when PhyRxDataValid='1'.<br><i>Note: When connecting to PCIe PHY on Ultrascale device, only 4-bit is used.</i><br><i>PhyRxStartBlock[0] must connect to phy_rxstart_block[0]</i><br><i>PhyRxStartBlock[2] must connect to phy_rxstart_block[1]</i><br><i>PhyRxStartBlock[4] must connect to phy_rxstart_block[2]</i><br><i>PhyRxStartBlock[6] must connect to phy_rxstart_block[3].</i><br><i>NVMeG3 IP ignores the remaining bits (bit[1], bit[3], bit[5] and bit[7]).</i> |
| PhyRxSyncHeader[7:0]       | In  | Indicates whether data block is ordered set or data stream.<br>Valid at the first clock of 128b block together with PhyRxStartBlock.   |

| Signal                                | Dir | Description   |
|---------------------------------------|-----|---|
| <b>PIPE Control and Status Signal</b> |     |   |
| PhyTxDetectRx                         | Out | Requests PCIe PHY to begin a receiver detection operation.  |
| PhyTxElecIdle[3:0]                    | Out | Forces Tx to enter electrical idle state.   |
| PhyTxCompliance[3:0]                  | Out | Asserted to '1' for running negative disparity.   |
| PhyRxPolarity[3:0]                    | Out | Requests PCIe PHY to perform polarity inversion on the received data.                                   |
| PhyPowerdown[1:0]                     | Out | Requests PCIe PHY to change the power state.  |
| PhyRate[1:0]                          | Out | Requests PCIe PHY to change link rate.  |
| PhyRxValid[3:0]                       | In  | Indicates symbol lock and valid data when logic high.   |
| PhyPhyStatus[3:0]                     | In  | Used to communicate completion of several PIPE operations.  |
| PhyRxElecIdle[3:0]                    | In  | Indicates Rx electrical idle detected.  |
| PhyRxStatus[11:0]                     | In  | Rx status and error codes.  |
| <b>Driver and Equalization Signal</b> |     |   |
| PhyTxMargin[2:0]                      | Out | Selects Tx voltage levels. This signal is fixed to 000b.  |
| PhyTxSwing                            | Out | Controls Tx voltage swing level. This signal is fixed to 0b.  |
| PhyTxDeEmph                           | Out | Selects Tx de-emphasis. This signal is fixed to 1b.   |
| PhyTxEqCtrl[7:0]                      | Out | Tx equalization control.  |
| PhyTxEqPreset[15:0]                   | Out | Tx equalization preset.   |
| PhyTxEqCoeff[23:0]                    | Out | Tx equalization coefficient.  |
| PhyTxEqFS[5:0]                        | In  | Indicates the full swing of the Tx driver. Static value based on characteristics of Tx driver.          |
| PhyTxEqLF[5:0]                        | In  | Indicates the low frequency of the Tx driver. Static value based on characteristics of Tx driver.       |
| PhyTxEqNewCoeff[71:0]                 | In  | Status of the current Tx equalization coefficient.  |
| PhyTxEqDone[3:0]                      | In  | Asserts to '1' when Tx equalization is done.  |
| PhyRxEqCtrl[7:0]                      | Out | Rx equalization control.  |
| PhyRxEqTxPreset[15:0]                 | Out | Link partner status for Tx preset.  |
| PhyRxEqPresetSel[3:0]                 | In  | Serves indications as Coefficient or preset.  |
| PhyRxEqNewTxCoeff[71:0]               | In  | New Tx coefficient or preset to request the link partner.   |
| PhyRxEqAdaptDone[3:0]                 | In  | Asserts to '1' when RX equalization is successfully done.<br>Valid when PhyRxEqDone is asserted to '1'. |
| PhyRxEqDone[3:0]                      | In  | Asserts to '1' when Rx equalization is finished.  |
| <b>Assist signal</b>                  |     |   |
| AsMacInDetect                         | Out | Assists PCIe PHY to switch the receiver termination between VTT and GND.                                |
| AsCdrHoldReq                          | Out | Assists PCIe PHY to hold CDR.   |

*Note: More details about signals of Xilinx PCIe PHY are described in "PG239: PCI Express PHY" document which can be downloaded from Xilinx website.*

## Timing Diagram

### Initialization



**Figure 5: Timing diagram of the reset sequence**


The sequences of the initialization process are as follows.

- 1) Wait until PCIe PHY reset process is completed by monitoring that phy\_phystatus\_rst, signal output from PCIe PHY, is de-asserted to '0'. After that, user logic de-asserts PhyRstB to '1' to begin the link training process by NVMeG3 IP.
- 2) De-assert RstB to '1' after PhyRstB is de-asserted and Clk signal is stable. NVMe logic within NVMeG3 IP starts the operation.
- 3) After NVMeG3 IP finishes initialization processes (link training, flow control initialization and PCIe register and NVMe register configuration), UserBusy is de-asserted to '0'.

After finishing above sequences, NVMeG3 IP is ready to receive the command from user.

### Control interface of dgIF typeS

dgIF typeS signals are split into two groups. First group is control interface for sending command with the parameters and monitoring the status. Second group is data interface for transferring data stream in both directions.



**Figure 6: Control Interface of dgIF typeS timing diagram**


- 1) Before sending new command to the IP, UserBusy must be equal to '0' to confirm that IP is the Idle state.
- 2) Command and the parameters such as UserCmd, UserAddr and UserLen must be valid when asserting UserReq to '1' for sending the new command request.
- 3) IP asserts UserBusy to '1' after starting the new command operation.
- 4) After UserBusy is asserted to '1', UserReq is de-asserted to '0' to finish the current request. New parameters for the next command could be prepared on the bus. UserReq for the new command must not be asserted to '1' until the current command operation is finished.
- 5) UserBusy is de-asserted to '0' after the command operation is completed. New command request could be sent by asserting UserReq to '1'.

*Note:* The number of parameters using in each command is different.

- Write and Read command: Use UserCmd, UserAddr and UserLen.
- SMART and Flush command: Use UserCmd and CtmSubmDW0-DW15.
- Identify and Shutdown command: Use only UserCmd.

### Data interface of dgIF typeS


Data interface of dgIF typeS is applied for transferring data stream when operating Write command or Read command. The interface is compatible to general FIFO interface. 16-bit FIFO read data counter (UserFifoRdCnt) shows total data stored in the FIFO before transferring as a burst. The burst size is 512 bytes or 32 cycles of 128-bit data.



**Figure 7: Transmit FIFO Interface for Write command**

In Write command, data is read from Transmit FIFO until total data are transferred completely. The details to transfer data are described as follows.

- 1) Before starting a new burst transfer, UserFifoRdCnt[15:5] is monitored. The IP waits until at least 512-byte data is available in Transmit FIFO (UserFifoRdCnt[15:5] is not equal to 0).
- 2) The IP asserts UserFifoRdEn to '1' for 32 clock cycles to read 512-byte data from Transmit FIFO.
- 3) UserFifoRdData is valid in the next clock cycle after asserting UserFifoRdEn to '1'. 32 data are continuously transferred.
- 4) UserFifoRdEn is de-asserted to '0' after reading the 32<sup>th</sup> data. Repeat step 1) – 4) to transfer the next 512-byte until total data size is equal to the transfer size in the command.
- 5) After total data is completely transferred, UserBusy is de-asserted to '0'.



**Figure 8: Receive FIFO Interface for Read command**

In Read command, data is transferred from SSD to Receive FIFO until total data are completely transferred. The details to transfer data are as follows.

- 1) Before starting the new burst transmission, UserFifoWrCnt[15:6] is monitored. The IP waits until the free space of Receive FIFO is enough (UserFifoWrCnt[15:6] is not equal to all 1 or 1023). After received data from the SSD is more than or equal to 512 bytes, the new burst transmission begins.
- 2) The IP asserts UserFifoWrEn to '1' for 32 clock cycles to transfer 512-byte data from the data buffer to user logic.
- 3) After finishing transferring 512-byte data, UserFifoWrEn is de-asserted to '0'. Repeat step 1) – 3) to transfer the next 512-byte data until total data size is equal to the transfer size in the command.
- 4) After total data is completely transferred, UserBusy is de-asserted to '0'.

The timing diagrams of user interface when running other commands such as Identify, Shutdown and SMART are similar to the timing diagram described in NVMe IP datasheet. Please see more details from NVMe IP datasheet which can be downloaded from our website.



## Verification Methods

The NVMeG3-IP Core functionality was verified by simulation and also proved on real board design by using KCU105/ZCU102/VCU118 evaluation board.

## Recommended Design Experience

Experience design engineers with a knowledge of Vivado Tools should easily integrate this IP into their design.

## Ordering Information

This product is available directly from Design Gateway Co., Ltd. Please contact Design Gateway Co., Ltd. for pricing and additional information about this product using the contact information on the front page of this datasheet.

## Revision History

| Revision | Date        | Description  |
|----------|-------------|--|
| 1.0      | 29-Aug-2019 | Initial Release  |
| 1.1      | 22-Apr-2020 | Change example device to XCZU9EG, update resource in Table1, and support URAM for customized |
| 1.2      | 12-Oct-2020 | Update company info  |
| 1.3      | 18-Dec-2020 | Update IP resource utilization   |