

NVMe-IP Demo Instruction


Rev1.2 19-Dec-16

This document describes the instruction to run NVMe-IP demo on ArriaV GX Starter board/Arria10 SoC Development board. For the ArriaV GX Starter board, AB16-PCIeXOVR board is required to connect with the NVMe PCIe SSD. The demo is designed to write/verify data with NVMe PCIe SSD. User can control test operation through NiosII command shell.

1 Environment Requirement

To demo NVMe-IP on Altera ArriaV GX Starter board/Arria10 SoC Development board, please prepare the following hardware/software.

- 1) Altera ArriaV GX Starter board (PCIe Gen2)/Altera Arria10 SoC Development board (PCIe Gen3)
- 2) PC with QuartusII programmer and NiosII command shell software
- 3) For ArriaV GX Starter board only, AB16-PCIeXOVR board + PCIeSub board from AB16 delivery set
- 4) Altera Power adapter
- 5) NVMe PCle SSD
- 6) A cable for programming FPGA and NiosII command shell connecting between FPGA board and PC,
 - USB Type-B cable in case of ArriaV GX Starter board
 - micro USB cable in case of Arria10 SoC Development board








Figure 1-1 NVMe-IP Demo Environment Setup on ArriaV GX Starter Board






Figure 1-2 NVMe-IP Demo Environment Setup on Arria10 SoC Development Board



2 Demo setup

2.1 PCIe setup

a) ArriaV GX Starter board by AB16-PCIeXOVR

- Power off system.
- Connect power connector on PCIeSub board to power connector on FPGA board.
- Connect ATX power connector on PCIeSub board to AB16-PCIeXOVR board.
- Connect Altera power adapter to connector on PCIeSub board.




Figure 2-1 Connect PCIeSub board to FPGA board, AB16, and Altera adapter



- Connect A Side of PCIe connector on AB16-PCIeXOVR board to PCIe connector on FPGA board, as shown in Figure 2-2.
- Check that two mini jumpers are inserted at J5 connector on AB16.




Figure 2-2 Connect PCIe connector between AB16 and FPGA board

- Connect NVMe PCIe SSD to B Side of PCIe connector on AB16-PCIeXOVR board.



Figure 2-3 Connect NVMe PCIe SSD to AB16 board

- Connect USB Type-B cable from FPGA board to PC for JTAG programming and NiosII command shell.



19-Dec-16



- Power on FPGA development board and power on AB16-PCIeXOVR board.



Figure 2-5 Power on FPGA and AB16 board on ArriaV GX Starter board



b) Arria10 SoC Development board by PCIe root complex connector

- Power off system.
- Connect NVMe PCIe SSD to PCIe connector on FPGA board, as shown in Figure 2-6.



Figure 2-6 NVMe PCIe SSD connection on FPGA board

- Connect micro USB cable from FPGA board to PC for JTAG programming and NiosII command shell, as shown in Figure 2-7.



Figure 2-7 USB cable connection



- Set SW1[2] = OFF position to source power to the PCIe, as shown in Figure 2-8.




Figure 2-8 Source power to the PCIe for Arria10 SoC board

- Connect Altera power adapter to FPGA board, as shown in Figure 2-9.
- Power on FPGA development board.




Figure 2-9 Power on FPGA board



2.2 Board setup

- Use QuartusII Programmer to program "NVMeIPTest.sof" file, as shown in Figure 2-10.

dware Setup	B-Blasteril [USB-1]	Mode: JT	AG	•	Progress:	100%	(Successfu	0
	ow background program							
tart	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examir
Stop	vme/NVMelPTest.sof	10as066n3f40e2sge2	1D034123	FFFFFFF	V			
<nor< td=""><td>ne></td><td>SOCVHPS</td><td>0000000</td><td><none></none></td><td></td><td></td><td></td><td></td></nor<>	ne>	SOCVHPS	0000000	<none></none>				
t <nor< td=""><td>ne></td><td>5M2210Z</td><td>00000000</td><td><none></none></td><td></td><td></td><td></td><td>[[[[]]]</td></nor<>	ne>	5M2210Z	00000000	<none></none>				[[[[]]]
	ne>	5M2210Z	00000000	<none></none>				
		III						•
				AND TE RAA 5M2210Z		2210Z		

Figure 2-10 Programmed by QuartusII Programmer

- Open NiosII Command Shell and run nios2-terminal command. Boot message will be displayed.

"Waiting device ready" message is displayed during system initialization.

"PCIe Gen3/2/1 Device Detect" shows PCIe speed after PCIe linkup.

Main menu will be displayed to receive command from user.

/cygdrive/d/altera/16.0	/cygdrive/c/altera/15.1
pios2-terminal: "USB-BlasterII [USB-1]", device	\$ nios2-terminal nios2-terminal: connected to hardware target using JTf nios2-terminal: "USB-BlasterII [USB-1]", device 1, in: nios2-terminal: (Use the IDE stop button or Ctrl-C to
++++ Start NUMe-IP Test design [Ver = 1.1] ++++ Waiting device ready Wait PCIe Linkup	++++ Start NUMe-IP Test design [Ver = 1.1] ++++ Waiting device ready
PCIe Gen3 Device Detect PCIe speed = Gen3	PCIe Gen2 Device Detect PCle speed = Gen2
Main menu [Ver = 1.1] [0] : Identify Device [1] : Write SSD [2] : Read SSD	Main menu [Ver = 1.1] [0] : Identify Device [1] : Write SSD [2] : Read SSD
F	

Figure 2-11 Niosll Terminal



- Check LED status on FPGA board. The description of LED is follows.

GPIO LED	ON	OFF			
0	Normal operation	Clock is not locked or reset button is pressed			
1	System is busy	Idle status			
2	PCIe Error detect	Normal operation			
3	Data verification fail	Normal operation			

Table 1 LED Definition



- After programming completely, LED[0] and LED[1] will be ON during PCIe initialization process. Then, LED[1] will be OFF to show that PCIe completes initialization process and now system is ready to receive command from user.




Figure 2-13 LED status after program configuration file and PCIe initialization complete



3 Test Menu

3.1 Identify Device

Select '0' to send Identify device command to NVMe PCIe SSD. When operation is completed, SSD capacity and model name will be displayed on the console.

1		
	tify Device selected	
	umber : Samsung SSD 950	A PRO 512GB
SSD Capa	city= 512[GB] SSD	Capacity Identity data
	en e e outru	it from IP
Main	menu [Ver = 1.1] outpu	
101 : 10	lentify Device	
	ite_SSD	
[2] : Re	ad SSD	
-		
and the second sec		

Figure 3-1 Result from Identify Device menu



3.2 Write SSD

Select '1' to send Write command to NVMe PCIe SSD. Three inputs are required for this menu.

1) Start LBA: Input start address of SSD in sector unit. The input can be decimal unit or add prefix "0x" for hexadecimal unit.

2) Sector Count: Input total transfer size in sector unit. The input can be decimal unit or add prefix "0x" for hexadecimal unit.

3) Test pattern: Select test pattern of test data for writing to SSD. Four types can be used, i.e. 32-bit increment, 32-bit decrement, all 0, and all 1.

As shown in Figure 3-2 and Figure 3-3, if all inputs are valid, the operation will be started. During writing data, current transfer size will be printed out to the console to show that system still be alive. Finally, test performance with the size and time usage will be displayed on the console.

/cygdrive/d/altera/16.0 PCleGen3 by Mode2	/cygdrive/d/altera/16.0 PCleGen3 by Mode1
1 +++ Write data selected +++ Enter Start LBA : Ø - Øx3B9E12AF => Ø Input from user Enter Sector Count : 1 - Øx3B9E12BØ => Øx4000000 Selected Pattern [Ø]Inc32 [1]Dec32 [2]A11_Ø [3]A11_1 1.546 GB 3.072 GB 4.603 GB J 30.596 GB 32.120 GB 33.645 GB	1 +++ Write data selected +++ Enter Start LBA : 0 - 0x3B9E12AF => 0 Enter Sector Count : 1 - 0x3B9E12B0 => 0x4000000 Selected Pattern [0]Inc32 [1]Dec32 [2]All_0 [3]All_1 => 0 1.546 GB 3.077 GB 4.609 GB 30.692 GB 32.229 GB 33.771 GB
Total = 34[GB] , Time = 22[s] , Transfer speed = 1529	[MB/s] Total = 34[GB] , Time = 22[s] , Transfer speed = 1535[MB/s]
Main menu [Ver = 1.1] Output perfo [0] : Identify Device [1] : Write SSD [2] : Read SSD	ormance Main menu [Ver = 1.1] Output performance [0] : Identify Device [1] : Write SSD [2] : Read SSD

Figure 3-2 Input and result of Write SSD menu when running on Gen3 speed

/cygdrive/c/altera/15.1 PCleGen2 by Mode2	Cygdrive	e/c/altera/15.1 PCIeGen2 by M	lode1
1 +++ Write data selected +++ Enter Start LBA : 0 - 0x3B9E12AF => 0 Enter Sector Count : 1 - 0x3B9E12B0 => 0x4000 Selected Pattern [0]Inc32 [1]Dec32 [2]A11_0 [1.444 GB 2.888 GB 4.333 GB 4.333 GB 30.330 GB 31.775 GB 33.219 GB	0000 Enter Sta Enter Sec	SB SB GB GB	=> 0x4000000
Total = 34[GB] , Time = 23[s] , Transfer spee	ed = 1444[MB/s] Total = 3	34[GB] , Time = 26[s] , Tra	nsfer speed = 1317[MB/s]
Main menu [Ver = 1.1] Ou [0] : Identify Device [1] : Write SSD [2] : Read SSD			Output performance
* I III.			

Figure 3-3 Input and result of Write SSD menu when running on Gen2 speed



Figure 3-4 – Figure 3-6 shows error message when user input is invalid. "Invalid input" message will be displayed on the console, and then return to main menu to receive new command.




Figure 3-4 Invalid Start LBA input




Figure 3-5 Invalid Sector count input

/cygdrive/d/altera/16.0		3
+++ Write data selected +++ Enter Start LBA : 0 - 0x3B9E12AF => 0 Enter Sector Count : 1 - 0x3B9E12B0 => 0x1000000 Selected Pattern [0]Inc32 [1]Dec32 [2]All_0 [3]All_1 => 4 Invalid input Out-of-range pattern Main menu [Ver = 1.1] [0] : Identify Device [1] : Write SSD	I	
[2] : Read SSD		-

Figure 3-6 Invalid Test pattern input



3.3 Read SSD

Select '2' to send Read command to NVMe PCIe SSD. Three inputs are required for this menu.

1) Start LBA: Input start address of SSD in sector unit. The input can be decimal unit or add prefix "0x" for hexadecimal unit.

2) Sector Count: Input total transfer size in sector unit. The input can be decimal unit or add prefix "0x" for hexadecimal unit.

3) Test pattern: Select test pattern to verify data from SSD. Test pattern must be matched with write test. Four types can be used, i.e. 32-bit increment, 32-bit decrement, all 0, and all 1.

Similar to write test if all inputs are valid, the operation will be started and test performance will be displayed when end of transfer. "Invalid input" will be displayed if any input value is out-of-range.

/cygdrive/d/altera/16.0	PCleGen3 by Mode2	[1	cygdrive/d/altera/16.0	PCIeGen3 by Mode	
2 +++ Read data selecte Enter Start LBA : 0 - Enter Sector Count : Selected Pattern [0]] 2.275 GB 4.552 GB 6.829 GB 29.586 GB 31.863 GB 34.138 GB	ed +++ - 0x3B9E12AF => 0 Input from user 1 - 0x3B9E12B0 => 0x4000000 nc32 [1]Dec32 [2]A11_0 [3]A11_1	E	** Read data select ter Start LBA : 0 - ter Sector Count : elected Pattern [0] 1.221 GB 2.443 GB 3.666 GB 1 31.777 GB 32.999 GB 34.222 GB	- 0x3B9E12AF => 0 1 - 0x3B9E12B0 => 0	0x4000000 11_0 [3]All_1 => 0
Total = 34[GB] , Time	e = 15[s] , Transfer speed = 2275	[MB/s] T	tal = 34[GB] , Time	e = 28[s] , Transfe	r speed = 1222[MB/s]
Main menu [Ver = [0] : Identify Device [1] : Write SSD [2] : Read SSD			Main menu [Ver = ð] : Identify Devica L] : Write SSD 2] : Read SSD		Output performance
				m	

Figure 3-7 Input and result of Read SSD menu when running on Gen3 speed

/cygdrive/c/altera/15.1	PCleGen2 by Mode2	/cyg	drive/c/altera/15.1	PCleGen2 by Mode1	
		Enter 3]All_1 => 0 Select 654. 1.36 1.96 1.96 32.7 33.3			
[otal = 34[GB] , Tim	e = 30[s] , Transfer spee	d = 1138[MB/s] Total	= 34[GB] , Time	= 52[s] , Transfer spe	ed = 654[MB/s]
Main menu [Ver = [0] : Identify Devic [1] : Write SSD [2] : Read SSD	The second se	[0] : [1] :	ain menu [Uer = 1 Identify Device Write SSD Read SSD	0u	tput performance
-	m				

Figure 3-8 Input and result of Read SSD menu when running on Gen2 speed



```
/cygdrive/d/altera/16.0
                                                                                                                     2
                                                                                                                                      *
+++ Read data selected +++
Enter Start LBA : \emptyset - \emptyset x 3B9E12AF => \emptyset
Enter Sector Count : 1 - \emptyset x 3B9E12B0 => \emptyset x 4000000
Selected Pattern [0]Inc32 [1]Dec32 [2]A11_0 [3]A11_1 => 1
Verify fail
1st Error at Byte Addr = 0x00000000
                                                          = 0xFFFFFFFC_FFFFFFD_FFFFFFE_FFFFFFF
= 0x00000003_0000002_00000001_00000000
Expect Data
Read Data
Press any key to cancel operation
2.275 GB
4.552 GB
6.829 GB
                                                                                          Verify fail without cancel
                                                                                                                                      Ξ
   29.588 GB
31.863 GB
34.140 GB
Total = 34[GB] , Time = 15[s] , Transfer speed = 2276[MB/s]
    - Main menu [Ver = 1.1] ----
[0] : Identify Device
[1] : Write SSD
[2] : Read SSD
```

Figure 3-9 Data verification is failed, but wait until read complete

/cygdrive/d/altera/16.0		
2 +++ Read data selected +++ Enter Start LBA : 0 - 0x3B9E12AF Enter Sector Count : 1 - 0x3B9E12 Selected Pattern [0]Inc32 [1]Dec3	B0 => 0×400000	~
Verify fail 1st Error at Byte Addr = 0x000000 Expect Data Read Data Press any key to cancel operation	= 0×FFFFFFC_FFFFFD_FFFFFE_FFFFFF = 0×0000003_0000002_0000001_00000000	
2.273 GB Operation is cancelled Please reset system before start Main menu [Ver = 1.1] [0] : Identify Device	Verify fail with cancel	
[1] : Write SSD [2] : Read SSD		

Figure 3-10 Data verification is failed, and press key to cancel operation

Figure 3-9 and Figure 3-10 show the error message when data verification is failed. "Verify fail" message will be displayed with error address, expected data, and read data. User can press any key to cancel read operation or wait until all read process complete. "RESET" button should be pressed to restart the system before starting new test.



4 Revision History

Revision	Date	Description
1.0	9-Aug-16	Initial version release
1.1	17-Aug-16	Update message during write/read command
1.2	19-Dec-16	Update performance result of new buffer system