PDF Download
1 Overview
2 Hardware overview
2.1 WrTestGen
2.2 RdTestGen
2.3 NVMe
2.3.1 rmNVMe-IP
2.3.2 PCIe Hard IP (R-Tile Avalon-ST Intel FPGA for PCIe)
2.3.3 Two-port RAM.
2.4 CPU and Peripherals
2.4.1 AsyncAvlReg
2.4.2 UserReg
3 CPU Firmware
3.1 Test firmware (rmnvmeipg5testc)
3.1.1 Identify Command
3.1.2 Write/Read Command
3.1.3 SMART Command
3.1.4 Flush Command
3.1.5 Secure Erase Command
3.1.6 Shutdown Command
3.2 Function list in Test firmware
4 Example Test Result
5 Revision History
Return to Top
rmNVMe-IP for Gen5 reference design manual