

<u>FPGA set up for NVMeTCP25G-IP</u> Rev1.0 29-Jun-23

1	Introduction	2
2	Demo setup	.5
3	Revision History	8



FPGA set up for NVMeTCP25G-IP

Rev1.0 29-Jun-23

1 Introduction

This document describes how to setup FPGA board and test environment for running NVMeTCP25G-IP demo. The user can setup the test environment for accessing target NVMe SSD on Test PC across 25Gb Ethernet as shown in Figure 1-1.



Figure 1-1 Test environment for running the demo

FPGA board runs NVMeTCP25G-IP for the host operation while Test PC integrates 25Gb Ethernet card and one NVMe SSD to be NVMe/TCP target. Test PC installs LinuxOS with the kernel version 5.0 or later to support NVMe/TCP protocol. Also, NiosII terminal is run on Test PC to be user interface console.



Before running the test, please prepare following test environment.

- FPGA development board: Agilex F-Series Development Kit •
- Test PC •
 - i) Installed Linux kernel version 5.0 or later.
 - ii) Plug in with one NVMe SSD
 - iii) Plug in with 25 Gigabit Ethernet card
- 25 Gb Ethernet cable: QSFP28 to 4xSFP28 cable
- micro USB cable for JTAG connection between FPGA board and PC
- QuartusII Programmer and NiosII command shell, installed on PC

Note: Example hardware for running the demo is listed as follows. [1] 25G Network Adapter: Nvidia MCX631102AC-ADAT https://store.nvidia.com/en-us/networking/store/product/MCX631102AC-ADAT/NVIDIAMCX 631102ACADATConnectX6LxENAdapterCard25GbECryptoEnabled/

[2] SFP28 to QSFP28 connection

i. QSFP28 Transceiver: AMQ28-SR4-M1 https://www.sfpcables.com/100gb-s-qsfp28-sr4-optical-transceiver-module-1499 ii. SFP28 Transceiver: AZS85-S28-M1 https://www.sfpcables.com/25gb-s-sfp28-sr-transceiver-850nm-up-to-100m-2866 iii. MTP to 4 LC Fiber cable: OM4-MTP-8LC-1M https://www.fs.com/products/68047.html

[3] Test PC:

: Gigabyte Z590 AORUS MASTER (rev. 1.0)
: Intel i7-11700K CPU 3.6 GHz
: 64 GB DDR4
: LinuxOS with kernel version 5.4.0-91

[4] Target NVMe SSD: 1 TB WD SN850







2 Demo setup

This topic describes the details to set up test environment for running the demo.

- 1) Turn off power switch and connect power supply to FPGA board.
- 2) Connect micro USB cable from FPGA board to PC for JTAG programming and JTAG UART.



Figure 2-1 Power connection and microUSB connection

 Connect 25Gb Ethernet cable between FPGA board and PC. Insert QSFP28 to 4xSFP28 cable between FPGA board and PC. Use SFP28 no.1 to connect to QSFP28, as shown in Figure 2-2. On Agilex F-Series board which have two QSFP connectors, use the right connector.



Figure 2-2 25Gb Ethernet connection



 For Agilex F-series board, please check SW1 which is placed at the bottom side of the board. The setting of bit[1]-[3] must be OFF OFF OFF to configure FPGA by using JTAG only.



- 5) Turn on power switch on FPGA board.
- 6) Open QuartusII Programmer to program FPGA through USB-1 by following step.
 - i. Click "Hardware Setup..." to select USB-BlasterII[USB-1].
 - ii. Click "Auto Detect" and select FPGA number.
 - iii. Select FPGA device icon.
 - iv. Click "Change File" button, select SOF file in pop-up window, and click "open" button.
 - v. Check "program".
 - vi. Click "Start" button to program FPGA.
 - vii. Wait until Progress status is equal to 100%.

😃 Quartus Prime Programmer Pro Edition - [Chain1.cdf]*	_	\Box ×
<u>File Edit View Processing Iools Window H</u> elp	Search Intel FPGA	0
i) Click Hardware Setup -> USB-1	I Progress = 1009	%
Image:)100% (Succe	ssful)
vi Vi Cick Start button File Device Checksum Usercode Program/ Verify Blank- Examine Configure Check	Security Erase Bit	ISP CLAMP
■Stop (ii) Select FPGA number agfb014r24a2e2vr0 3F479ABE 3F479ABE V		
iii <none> QSPI2Gb 00000000 v) Check "Program" Muto Detect <none> VTAP10 00000000 <none></none></none></none>		
X Delete		•
<pre>/* Add File iv) Click "Change File" button >> Select NVMe TCP 25GIP Test_<butfsize>_<boardname>.sof USPIZGD Image File Madd Device Image File Image File I</boardname></butfsize></pre>		T
Image: Second state	Find Ne <u>x</u> t	
Message	Message	ID *
Ended Programmer operation at Wed Mar 31 14:43:52 2021		209061
System (39) Processing		

Figure 2-4 FPGA Programmer



7) Open NiosII command shell and type "nios2-terminal" to run the console.

Altera Nios2 Command Shell			
Version 18.0, Build 219			
Command to run terminal \$ nios2-terminal nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "USB-BlasterII [USB-1]", device 2, instance Ø nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)			

Figure 2-5 Run NiosII terminal

8) After finishing FPGA configuration, welcome message is displayed.

FPGA Console				
+++ NVMeTCP25G-IP	Test design	[IPVer	= 1.0]	+++
Waiting Ethernet 1	linkup			
Main menu				
[0] : Set Network	Parameter			

Figure 2-6 Welcome screen



3 Revision History

Revision	Date	Description
1.0	10-Aug-22	Initial version release