

# Etup\_xilinx.doc <u>FPGA set up for NVMeTCP25G-IP</u> <u>Rev1.0 21-Aug-23</u>

Introduction	.2
FPGA setup	. 6
PC setup	. 9
.1 KCU116 board	. 9
3.1.1 Serial console	. 9
3.1.2 FPGA configuration	11
.2 FB2CGHH@KU15P card	12
Welcome message	13
Revision History.	14
	Introduction FPGA setup PC setup 1 KCU116 board 3.1.1 Serial console 3.1.2 FPGA configuration 2 FB2CGHH@KU15P card Welcome message Revision History



# FPGA set up for NVMeTCP25G-IP

Rev1.0 21-Aug-23

#### 1 Introduction

This document describes how to setup FPGA board and test environment for running NVMeTCP25G-IP demo. The user can setup the test environment for accessing target NVMe SSD on Test PC across 25Gb Ethernet as shown in Figure 1-1.



Figure 1-1 Test environment for running the demo

FPGA board runs NVMeTCP25G-IP for the host operation while Test PC integrates 25Gb Ethernet card and one NVMe SSD to be NVMe/TCP target. Test PC installs LinuxOS with the kernel version 5.0 or later to support NVMe/TCP protocol. Also, Serial console or JTAG UART is run on Test PC to be user interface console.



Before running the test, please prepare following test environment.

- FPGA development boards: KCU116 or FB2CGHH@KU15P card
- Test PC
  - i) Install Linux kernel version 5.0 or later.
  - ii) Plug in with one NVMe SSD.
  - iii) Plug in with 25 Gigabit Ethernet card.
- 25 Gb Ethernet cable:

a) KCU116: 25 Gb SFP28 Active Optical Cable (AOC) or 25 Gb SFP28 transceivers (25G BASE-R) with optical cable (LC to LC, Multimode)

- b) FB2CGHH@KU15P card: QSFP28 to 4xSFP28 cable
  - Board power
    - a) KCU116: Power adapter of Xilinx board
    - b) FB2CGHH@KU15P card: Power by PCIe connector. It is able to use AB18-PCIeX16 board provided by Design Gateway with ATX power supply. More details of AB18 card are displayed on following website. https://dgway.com/ABseries\_E.html
    - nttps://dgway.com/ABseries\_E.ntml
  - USB cable for connecting between FPGA and PC
     a) KCU116: 2 micro USB cables for programming FPGA and Serial console
    - b) FB2CGHH@KU15P card: 1 mini USB cable for programming FPGA and JTAGUART
  - User console
    - a) KCU116: Serial console software such as Putty installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1-bit.
    - b) FB2CGHH@KU15P card: JTAG Terminal
  - Vivado tool for programming FPGA, installed on PC

<u>Note</u>: Example hardware for running the demo is listed as follows.

[1] 25G Network Adapter: Nvidia MCX631102AC-ADAT

https://store.nvidia.com/en-us/networking/store/product/MCX631102AC-ADAT/NVIDIAM CX631102ACADATConnectX6LxENAdapterCard25GbECryptoEnabled/

[2] a) KCU116: 25G SFP28 Active Optical Cable: S28-A001

https://www.fs.com/sg/products/68335.html

b) SFP28 to QSFP28 connection

SFP28 Transceiver: AZS85-S28-M1

https://www.sfpcables.com/25gb-s-sfp28-sr-transceiver-850nm-up-to-100m-2866 QSFP28 Transceiver: AMQ28-SR4-M1

<u>https://www.sfpcables.com/100gb-s-qsfp28-sr4-optical-transceiver-module-1499</u> MTP to 4xLC Fiber cable: OM4-MTP-8LC-1M

https://www.fs.com/products/68047.html

[3] Test PC:

Motherboard : Gigabyte Z590 AORUS MASTER (rev. 1.0)

- CPU : Intel i7-11700K CPU 3.6 GHz
- RAM : 32 GB DDR4
- OS : LinuxOS with kernel version 5.4.0-81
- [4] Target NVMe SSD: 1 TB WD 850SN





#### Figure 1-2 NVMeTCP25G-IP demo on KCU116





Figure 1-3 NVMeTCP25G-IP demo on FB2CGHH@KU15P



### 2 FPGA setup

This topic describes the details to set up FPGA board for running the demo.

- 1) Connect USB cables between FPGA and PC for JTAG programming and Serial console/JTAGUART.
  - a) KCU116 board: Connect two micro USB cables
  - b) FB2CGHH@KU15P card: Connect one mini USB cable
- 2) Connect power supply to FPGA development board/FPGA accelerator card.
  - a) KCU116 board: Connect Xilinx power adapter
  - b) FB2CGHH@KU15P card: Connect the card to PC or AB18-PCIeX16 board by following step
    - i) Confirm that two mini jumpers are inserted at J5 connector on AB18.
    - ii) Connect ATX power supply to AB board.
    - iii) Connect PCIe connector on FPGA board to Device Side (B-Side), as shown in Figure 2-1.





Figure 2-1 AB18-PCIeX16 connection for power supply of FB2CGHH@KU15P card



- 3) Connect 25Gb Ethernet cable between FPGA board and PC.
  - a) KCU116: Insert 25G SFP28 AOC cable between FPGA board (on the left-most channel) and 25Gb Ethernet card on Test PC, as shown in Figure 2-2.



b) FB2CGHH@KU15P: Insert QSFP28 to SFP28 cable by using QSFP1 connector on FPGA and plug SFP28 no.1 to 25Gb Ethernet card on Test PC, as shown in Figure 2-3



4) Power on FPGA board.



5) Only KCU116, set programmable clock on FPGA board to 322.265625 MHz



Figure 2-4 Reference clock programming for KCU116



#### 3 PC setup

The step describes the console setting and FPGA programmer tools on PC for running the demo. Both Windows OS and Linux OS are displayed.

#### 3.1 KCU116 board

3.1.1 Serial console

When connecting FPGA board to PC, many COM ports from FPGA connection are detected and displayed. Please select the correct COM port for running the demo.

Serial console setting: Baud rate=115,200, Data=8-bit, Non-Parity and Stop = 1-bit.

Windows OS

Select Standard COM port.



Figure 3-1 COM port number for Serial console on Windows OS



#### Linux OS

When connecting FPGA board to PC, many USB Serial ports from FPGA connection are detected and displayed, as shown in Figure 3-2.

Use following command to list USB Serial ports. >> dmesg | grep ttyUSB

Select the second port.

Display USB Serial port				
dg_ipdev@server38:~\$ dmesg grep ttyUSB	KCU116			
[ 3.246397] usb 3-2: cp210x converter now attached to ttyUSB0				
[ 3.266426] usb 3-2: cp210x converter now attached to ttyUSB1				
[ 1249.160222] usb 1-9: FTDI USB Serial Device converter now atta Select the 2nd COM Port				
[ 1623.484792] ftdi_sio ttyUSB2: FTDI USB Serial Device converter now disconnected from	1 ttyUSB2			
dg_ipdev@server38:~\$				

Figure 3-2 Command to scan USB Serial ports on Linux OS

Figure 3-3 shows the example to configure Serial by using Putty application. Serial console setting: Baud rate=115,200, Data=8-bit, Non-Parity and Stop = 1.

	PuTTY Cor	nfiguration		-		×
Category:	Category: Options controlling local serial lines					
▼ Session	Select a serial line		ii. Type s	serial	port	t
Logging	Serial line to connect	to	/dev/ttyU	ISB1		
<ul> <li>Terminal</li> <li>Keyboard</li> </ul>	Configure the serial lin	ne				
Bell	Speed (baud)		115200	115200		
Features • Window	Data <u>b</u> its	8				
Appearance	Stop bits		1			ר
Behaviour Translation	Parity		None			-
<ul> <li>Selection</li> <li>Colours</li> </ul>	Elow control		None		,	-
Fonts		iii. Configu	re serial	param	nete	r
- Connection						
Data						
Proxy						
Telnet						
Rlogin						
> SSH						
Serial 1. Select Serial to configure serial parameter						
About		S	pen	<u>C</u> an	cel	

Figure 3-3 Serial console setting on Linux OS



#### 3.1.2 FPGA configuration

This topic shows how to load configuration file of the demo to FPGA board.

Open Vivado tools and program bit file by using Hardware manager, as shown in Figure 3-4.

Vivado 2019.1	Vivado 2019.1
Elle Flow Iools Window Help Q. Quick Access	Elle       Edit       Iools       Reports       Window       Layout       View       Help       Q: Quick Access         Image: A transmission of the second seco
Quick Start Create Project > Open Project > Open Example Project >	Hardware     Becent Tarnate       Q     X     ♦     ii. Open target -> Auto Connect       Open New Target     Open New Target
Tasks Manage IP > Open Hardware Manager > Xilinx Tcl Store >	Hardware ? - □ ◻ × MIG - MIG_1 Q X + Q × A + Q + > > ■ A + A + A + A + A + A + A + A + A + A
	Hardware Device Properties ? _ □
	Self       iv. Click "" to select Programming file (NVMeTCP25GIPTest_ <buffsize>_<boardname>.bit)       et       iv.         Bitstream file:       /home/dg_lpdev/Desktop/Temp/NV/MeTCP25GIPTest_S12K8_KCU116.bit)       Iv.       iv.         Debug probes file:       Iv.       Iv.       Iv.         Iv.       Iv.       Iv.       Iv.</boardname></buffsize>
Figure 3-4 K	v. Click Program button to start FPGA programming     Program     Cancel       CU116 Configuration



#### 3.2 FB2CGHH@KU15P card

Open vivado TCL shell and browse to the directory that includes batch file, bit file, and elf file of the demo. After that, run the test by typing following command

i) >> nvmetcpiptest\_Silicom.bat

Note: This step is to download configuration file and firmware, as shown in Figure 3-5

Figure 3-5 Command script to download demo file on Vivado TCL shel

ii) >> xsdb.bat

iii) >> connect -url tcp:127.0.0.1:3121

iv)>> targets -set -filter {name =~"\*Debug\*"}

v) >> jtagterminal -start

vi)>> con

<u>Note:</u> Above steps are to connect JTAGUART module and run JTAG terminal to be user console, as shown in Figure 3-6

Vivado 2019.1 Tcl Shell - C:\Xilinx\Vivado\2019.1\bin\vivado.bat -mode tcl Press an<u>y key to</u>ntinue . . . Vivadox xsdb.bat<sup>III</sup> WARNING<del>: ICommon</del> 17-259] Unknown Tcl command 'xsdb.bat' sending command to the OS shell for execution. to use 'exec' to send the command to the OS shell. '"E:\download\setupEnv.bat"' is not recognized as an internal or external command, operable program or batch file. \*\*\*\*\* Xilinx System Debugger (XSDB) v2019.1 \*\*\*\* Build date : May 24 2019–15:13:32 \*\* Copyright 1986–2018 Xilinx, Inc. All Rights Reserved. Got \$MYUIUADO: C:\XILINX\_PATH\vivado-(iii)ch-AR75572\vivado\ xsdb% <u>connect -url tcp:127.0.0.1:3121</u> tcfchan#Ø xsdb% targets -set -filter (name =~"\*Debug\*") xsdb% jtagterminal -start 64220 (v) xsdb% <u>con</u> Info: Micivilaze #0 (target 3) Running csdb%

Figure 3-6 Open JTAG Terminal



#### 4 Welcome message

After finishing FPGA configuration, welcome message is displayed on FPGA console (Serial console or JTAG Terminal) as shown in Figure 4-1.

```
FPGA Console
+++ NVMeTCP25G-IP Test design [IPVer = 1.0] +++
> 10G25GEMAC-IP [IPVer = 1.2]
Waiting Ethernet linkup
--- Main menu ---
[0] : Set Network Parameter
```

Figure 4-1 Welcome screen



## 5 Revision History

Revision	Date	Description
1.0	25-Mar-21	Initial version release