PDF Download
1 Introduction
2 Hardware Overview
2.1 AsyncAxiReg
2.2 UserReg
2.3 LL10GEMAC
2.4 Xilinx Transceiver (PMA for 10GBASE-R)
2.5 PMARstCtrl
3 CPU Firmware
3.1 Set Gateway IP Address
3.2 Set FPGAs IP Address
3.3 Set FPGAs MAC address
3.4 Load network parameters
3.5 Set FPGAs Port Number
3.6 Show key materials
3.7 Show certificate information
3.8 Download data pattern with HTTP GET command
3.9 Upload data pattern with HTTP POST command
3.10 Upload and Download data pattern like secnetperf
4 Revision History
Return to Top
QUIC10GC-IP Reference Design