

# QUIC1GC-IP Reference Design

1	Introduction .....	2
2	Hardware Overview .....	2
2.1	AsyncAxiReg .....	3
2.2	UserReg.....	4
2.2.1	Storing Certificate information .....	7
2.2.2	Key Material information.....	8
2.2.3	Memory Allocation in DDR for User Streams .....	9
2.3	Ethernet Subsystem .....	11
2.3.1	AMD Tri-Mode Ethernet MAC .....	11
3	CPU Firmware .....	12
3.1	Set Gateway IP Address.....	12
3.2	Set FPGA IP Address .....	12
3.3	Set FPGA MAC address .....	12
3.4	Load network parameters .....	13
3.5	Set FPGA Port Number .....	13
3.6	Show key materials .....	13
3.7	Show certificate information .....	13
3.8	Show session parameters .....	14
3.9	Download data pattern with HTTP GET command .....	15
3.10	Upload data pattern with HTTP POST command .....	16
3.11	Upload and Download data pattern like secretperf.....	17
4	Revision History .....	18

# QUIC1GC-IP Reference Design

Rev1.00 31-Mar-2026

## 1 Introduction

This document describes the details of the QUIC Client 1Gbps IP core (QUIC1GC-IP) reference design. In this reference design, the QUIC1GC-IP is used as a medium to transfer data within a secure connection following the QUIC transport protocol version 1 standard (RFC9000). This process involves handling the TLS 1.3 handshake and dealing with data encryption/decryption and flow control. Users can set network parameters, download and upload payloads to the server by inputting supported command via the serial console. Further details regarding the hardware design and CPU firmware are provided below

## 2 Hardware overview




Figure 1 QUIC1GC-IP reference design block diagram

In this test environment, two devices are used to transfer data over a 1G Ethernet connection. The FPGA acts as the QUIC Client, while the target device, which can be either a PC or another FPGA, acts as the QUIC Server. As shown in Figure 1, the QUIC1GC-IP is integrated within UserReg. UserReg connects to the CPU through AsyncAXIReg using a register interface, and the CPU connects to AsyncAXIReg via an AXI4-Lite interface.

The user interface of the QUIC1GC-IP connects to DDR memory through an AXI4 interface to read data from the Transmit Buffer and write data to the Receive Buffer. In addition, the user logic within UserReg is responsible for controlling and configuring the QUIC1GC-IP core.

There are four system clocks in this reference design, i.e., CPUClk, QUICClk, MacTxClk and MacRxClk. CpuClk is used to interface with CPU through AXI4-Lite bus. QUICClk is the clock domain on which the QUIC1GC-IP operates and interfaces with users. MacTxClk is the clock domain which is synchronous to Tx EMAC interface. MacRxClk is the clock domain which is synchronous to Rx EMAC interface.

To achieve 1 Gbps throughput using the QUIC1GC-IP, a minimum QUICClk frequency of 100 MHz is recommended, as implemented in this reference design.

The details of each module are described as follows.

## 2.1 AsyncAxiReg

This module is designed to convert the signal interface of AXI4-Lite to be register interface. Also, it enables two clock domains to communicate.

To write register, RegWrEn is asserted to '1' with the valid signal of RegAddr (Register address in 32-bit unit), RegWrData (write data of the register), and RegWrByteEn (the byte enable of this access: bit[0] is write enable for RegWrData[7:0], bit[1] is used for RegWrData[15:8], ..., and bit[3] is used for RegWrData[31:24]).

To read register, AsyncAxiReg asserts RegRdReq='1' with the valid value of RegAddr (the register address in 32-bit unit). After that, the module waits until RegRdValid is asserted to '1' to get the read data through RegRdData signal at the same clock.

The address of Register interface is shared for both write and read transactions, so user cannot write and read the register at the same time. The timing diagram of the Register interface is shown Figure 2.




Figure 2 Register interface timing diagram

## 2.2 UserReg

For register file, UserReg is designed to write/read registers, control and check alert of the QUIC1GC-IP corresponding with write register access or read register request from AsyncAvlReg module. The memory map inside UserReg module is shown in Table 1.

**Table 1 Register map Definition of QUIC1GC-IP**

Address offset	Register Name	Description
Ethernet MAC register		
0x0060	EMAC_VER_INTREG	Rd[31:0]: Ethernet MAC version number (MacIPVersion).
0x0064	EMAC_STS_INTREG	Rd[0]: Ethernet link-up status (MacLinkup).
QUIC1GC Control register		
0x0100	QUIC_RSTB_REG	Wr/Rd[0]: Reset signal active low (rQUICRstBOut).
0x0104	QUIC_CONN_REG	Wr/Rd[0]: User's Connection status (rQUICConnOn). Wr/Rd[1]: User's enable signal to attempt opening a connection with 0-RTT (rQUICTryZeroRTT).
0x0108	QUIC_BUSY_REG	Rd[3]: Data receive busy status (QUICRxTrnsBusy). Rd[2]: Data transmit busy status (QUICTxTrnsBusy). Rd[1]: Handshake busy status (QUICHandshakeBusy). Rd[0]: Connection busy status (QUICConnOnBusy).
0x010C	QUIC_ALERT_REG	Rd[15:0]: Alert and status code (QUICAlertCode[15:0]).
0x011C	QUIC_VER_REG	Rd[31:0]: QUIC1GC-IP version (QUICIPVersion[31:0]).
QUIC User Data		
0x0200-0x023C	QUIC_TX_USER_PTR_REG[X]	Rd[18:0]: Read pointer of streamID 'X' to indicate the first byte position of TxData that IP will process (wAppTxRdAddr[((X+1)*19)-1:X*19]). Wr[18:0]: Write pointer of streamID 'X' to indicate the position after the last TxData written (rAppTxWrAddr[((X+1)*19)-1:X*19]).
0x0240-0x027C	QUIC_TX_USER_FINAL_REG[X]	Wr[0]: Set the end stream flag of the current Tx write pointer for StreamID 'X' (rAppTxWrFin[X])
0x0280-0x02BC	QUIC_RX_USER_PTR_REG[X]	Rd[18:0]: Write pointer of streamID 'X' to indicate the position after the last RxData written (wAppRxWrAddr[((X+1)*19)-1:X*19]). Wr[18:0]: Read pointer of streamID 'X' to indicate the first byte of RxData that user will process (rAppRxRdAddr[((X+1)*19)-1:X*19]).
0x02C0-0x02FC	QUIC_RX_USER_FINAL_REG[X]	Rd[0]: Indicating the end of stream has been received for streamID 'X' (AppRxWrFin[X])
0x0300	QUIC_TX_BASE_ADDR_LOW_REG	Wr[31:0]: Lower 32 bits of the base address for the transmit buffer (AppTxBaseAddr[31:0])
0x0304	QUIC_TX_BASE_ADDR_HIGH_REG	Wr[31:0]: Upper 32 bits of the base address for the transmit buffer (AppTxBaseAddr[63:32])
0x0308	QUIC_RX_BASE_ADDR_LOW_REG	Wr[31:0]: Lower 32 bits of the base address for the receive buffer (AppRxBaseAddr[31:0])
0x030C	QUIC_RX_BASE_ADDR_HIGH_REG	Wr[31:0]: Upper 32 bits of the base address for the receive buffer (AppRxBaseAddr[63:32])
0x0310	QUIC_STM_OPENED_REG	Rd[15:0]: Stream opened status (AppStmOpened).

Address offset	Register Name	Description
0x0320	QUIC_RX_USER_INFO_READ_REG	Rd[0]: Empty status of QUICRxInfo FIFO, storing QUIC Rx user information (UsrRxInfoFfEmpty). Wr[0]: Set read enable to QUICRxInfo FIFO (UsrRxInfoFfEmpty).
0x0324	QUIC_RX_USER_COMMON_REG	Rd[7:0]: QUIC Rx user information type (QUICRxInfoType[7:0]). Rd[15:8]: QUIC Rx user information streamID (QUICRxInfoID[7:0]).
0x0330-0x0334	QUIC_RX_USER_INFO0_REG	Rd[31:0]: QUIC Rx user information field 0 (QUICRxInfoD0[63:0])
0x0340-0x0344	QUIC_RX_USER_INFO1_REG	Rd[31:0]: QUIC Rx user information field 1 (QUICRxInfoD1[63:0])
<b>QUIC Parameter</b>		
0x0500-0x050C	QUIC_ALPN_DATA_REG	Wr[31:0]: ALPN string value (rQUICALPNStr[127:0]).
0x0510	QUIC_ALPN_LEN_REG	Wr[4:0]: ALPN string length (rQUICALPNLen[4:0]).
0x0520-0x053C	QUIC_RANDOM_REG	Rd[31:0]: Random number in ClientHello message. (Random[255:0])
0x0540-0x055C	QUIC_ECATS_REG	Rd[31:0]: Client Early Application Traffic Secret (rECATS[255:0])
0x0560-0x057C	QUIC_CHTS_REG	Rd[31:0]: Client Handshake Traffic Secret (rCHTS[255:0])
0x0580-0x059C	QUIC_SHTS_REG	Rd[31:0]: Server Handshake Traffic Secret (rSHTS[255:0])
0x05A0-0x05BC	QUIC_CATS_REG	Rd[31:0]: Client Application Traffic Secret (rCATS[255:0])
0x05C0-0x05DC	QUIC_SATS_REG	Rd[31:0]: Server Application Traffic Secret (rSATS[255:0])
0x05E0	QUIC_KEY_VALID_REG	Rd[2:0]: Ready status for key material (rQUICKeyReady[2:0])
0x05E4	CERT_STARTADDR_REG	Wr[11:1]: Start address for CertRam (rUserRamCertAddr[11:1]).
0x05E8	CERT_READY_REG	Wr/Rd[0]: Ready status for certificate information. (rUserCertReady).
0x05EC	QUIC_ZERORTT_READY_REG	Wr/Rd[0]: Ready status for 0-RTT parameters (rQUICParamsReady).
0x0600	QUIC_UDP_SRCMAC_LOW_REG	Wr[31:0]: Lower 32 bits of source MAC address (rSrcMacAddr[31:0]).
0x0604	QUIC_UDP_SRCMAC_HIGH_REG	Wr[15:0]: Upper 16 bits of source MAC address (rSrcMacAddr[47:32]).
0x0608	QUIC_UDP_SRCIP_REG	Wr[31:0]: Source IP address (rSrcIPAddr[31:0])
0x060C	QUIC_UDP_DSTIP_REG	Wr[31:0]: Destination IP address (rDstIPAddr[31:0])
0x0610	QUIC_UDP_SRCPORT_REG	Wr[15:0]: Source port number (rSrcPort[15:0]).

Address offset	Register Name	Description
0x0614	QUIC_UDP_DSTPORT_REG	Wr[15:0]: Destination port number (rDstPort[15:0]).
0x0618	QUIC_UDP_GTWIP_REG	Wr[31:0]: Gateway IP address (rGatewayIPAddr[31:0]).
0x061C	QUIC_UDP_SUBNETMASK_REG	Wr[4:0]: Subnet mask in CIDR notation (rSubnetMask[4:0]).
0x061C	QUIC_UDP_IPNETSET_REG	Wr[0]: Set IP network parameters (rNetworkSet).
0x0700-0x07FF	QUIC_SNI_BASE_REG	Wr[15:0]: Server Name Indication (SNI) string in SNIRam (wQUICSNIWrData[15:0]).
0x0800	QUIC_SNI_LEN_REG	Wr[7:0]: Defines the number of valid bytes in the SNI string (rQUICSNILen[7:0]).
0x1000-0x1FFF	CERTRAM_BASE_ADDR	Rd[31:0]: Certificate data in CertRam (wRamCertRdData[31:0]).
0x4000-0x47FF	ZERORTTRAM_BASE_ADDR	Wr/Rd[15:0]: 0-RTT resumption parameter storage.

### 2.2.1 Storing certificate information

The QUIC1GC-IP is designed to provide certificates to the user for Certificate Validity Verification. In this reference design, a dual-port RAM is used to store the certificate information. As shown in Figure 3, the signals QUICCertValid, QUICCertByteEn[1:0] and QUICCertData[15:0] are used to write certificate information to CertRam. Users can write to the CERT\_STARTADDR\_REG to set rUserRamCertAddr[11:1] as the start address for storing certificate information. The rUserRamCertAddr is an 11-bit counter that increments by 1 when QUICCertValid is asserted. This address serves as the write address for writing QUICCertData to CertRam. When QUICCertLast is asserted to '1', rUserCertReady is set to '1', indicating that the certificate data is ready.




Figure 3 Example timing diagram of storing 959-byte certificate information

## 2.2.2 Key material information

The QUIC1GC-IP provides external access to the cryptographic keying material derived during packet protection. This allows users to monitor the TLS handshake state and access secrets for external cryptographic operations or debugging.

As shown in Figure 4, the key update process is controlled by the QUICKeyValid output signal. When QUICKeyValid is asserted high, it indicates that a new set of key materials has been successfully generated. At the same time, the QUIC1GC-IP updates the following values according to the handshake phase defined by QUICKeyType[1:0]:

- rQUICKeyReady[2:0]: A status vector reflecting the readiness of different key types.
- rRandom[255:0]: The 256-bit Random value from the ClientHello message.
- rECATS[255:0]: The Early Client Application Traffic Secret (for 0-RTT data).
- rCHTS[255:0]: The Client Handshake Traffic Secret.
- rSHTS[255:0]: The Server Handshake Traffic Secret.
- rCATS[255:0]: The Client Application Traffic Secret (for 1-RTT data).
- rSATS[255:0]: The Server Application Traffic Secret (for 1-RTT data).

Users can access rQUICKeyReady[2:0] through QUIC\_KEY\_VALID\_REG to confirm when a parameter is ready for use.




Figure 4 Example timing diagram of key material update behavior

### 2.2.3 Memory allocation in DDR for user streams

The QUIC1GC-IP does not perform dynamic memory management. Instead, users must allocate a continuous block of DDR memory space for both transmit and receive buffers. The base addresses for each direction are configured through AppTxBaseAddr[63:0] and AppRxBaseAddr[63:0], respectively.

In this reference design, the DDR memory is partitioned into fixed-size buffers for each stream. Each stream is assigned a 512 KB region and the total number of streams is 16.

**Table 2 Example Buffer Mapping per Stream**

Stream ID	Tx Address Range (Offset from AppTxBaseAddr)	Rx Address Range (Offset from AppRxBaseAddr)	Type
0	0x000000 – 0x07FFFF	0x000000 – 0x07FFFF	Client-initiated, bidirectional
1	0x080000 – 0x0FFFFFFF	0x080000 – 0x0FFFFFFF	Server-initiated, bidirectional
2	0x100000 – 0x17FFFF	0x100000 – 0x17FFFF	Client-initiated, unidirectional
3	0x180000 – 0x1FFFFFFF	0x180000 – 0x1FFFFFFF	Server-initiated, unidirectional
4	0x200000 – 0x27FFFF	0x200000 – 0x27FFFF	Client-initiated, bidirectional
5	0x280000 – 0x2FFFFFFF	0x280000 – 0x2FFFFFFF	Server-initiated, bidirectional
6	0x300000 – 0x37FFFF	0x300000 – 0x37FFFF	Client-initiated, unidirectional
7	0x380000 – 0x3FFFFFFF	0x380000 – 0x3FFFFFFF	Server-initiated, unidirectional
8	0x400000 – 0x47FFFF	0x400000 – 0x47FFFF	Client-initiated, bidirectional
9	0x480000 – 0x4FFFFFFF	0x480000 – 0x4FFFFFFF	Server-initiated, bidirectional
10	0x500000 – 0x57FFFF	0x500000 – 0x57FFFF	Client-initiated, unidirectional
11	0x580000 – 0x5FFFFFFF	0x580000 – 0x5FFFFFFF	Server-initiated, unidirectional
12	0x600000 – 0x67FFFF	0x600000 – 0x67FFFF	Client-initiated, bidirectional
13	0x680000 – 0x6FFFFFFF	0x680000 – 0x6FFFFFFF	Server-initiated, bidirectional
14	0x700000 – 0x77FFFF	0x700000 – 0x77FFFF	Client-initiated, unidirectional
15	0x780000 – 0x7FFFFFFF	0x780000 – 0x7FFFFFFF	Server-initiated, unidirectional

### HTTP/3 minimum stream requirement compliance

According to RFC 9114 - HTTP/3, a compliant HTTP/3 implementation must support at least three client-initiated bidirectional streams for concurrent HTTP request/response pairs, and at least three client-initiated unidirectional streams for protocol-level control (e.g., Control, QPACK encoder, and QPACK decoder streams).

This reference design supports 16 streams total, with each stream assigned a fixed 512 KB buffer in DDR memory. The stream types are automatically determined by the two least significant bits of the Stream ID (StreamID[1:0]):

- 00 — Client-initiated, bidirectional
- 01 — Server-initiated, bidirectional
- 10 — Client-initiated, unidirectional
- 11 — Server-initiated, unidirectional

With 16 streams, the system supports up to:

- bidirectional client streams (StreamIDs 0, 4, 8, 12)
- unidirectional client streams (StreamIDs 2, 6, 10, 14)

This ensures that the design is fully compliant with the HTTP/3 minimum stream requirements. For detailed stream management rules, refer to <https://datatracker.ietf.org/doc/html/rfc9114#section-6>

## 2.3 Ethernet subsystem

The Ethernet Subsystem operates across multiple protocol layers, including the MAC (Media Access Control), PCS (Physical Coding Sublayer), and PMA (Physical Medium Attachment) layers. These layers work for interface with external devices using the 1GbE standard. The QUIC1GC-IP communicates with the Ethernet MAC via an 8-bit AXI4-stream interface.

### 2.3.1 AMD Tri-Mode Ethernet MAC

The reference design uses the AMD Tri-Mode Ethernet MAC (TEMAC) core configured for 1-Gbps Ethernet operation. This core integrates the Ethernet MAC, PCS, and PMA functions and interfaces with an external PHY device to complete the physical layer implementation.

The IP provides two primary user interfaces: an AXI4-Stream interface for high-speed data transfer and an AXI4-Lite interface for configuration and control. To support compatibility with a wide range of external PHY devices, the Tri-Mode Ethernet MAC is programmable through the AXI4-Lite interface, which is also used to access the MDIO controller for configuring and managing the external PHY. Through MDIO, the system performs PHY initialization, link setup, speed and duplex configuration, auto-negotiation control, and link status monitoring.

Additional details on the AMD Tri-Mode Ethernet MAC IP core can be found at:

<https://www.xilinx.com/products/intellectual-property/temac.html>

### 3 CPU firmware

After system boot-up, CPU initializes its peripherals such as UART and Timer. Then the supported command usage is displayed. The main function runs in an infinite loop to receive line command input from the user. Users can set the network and connection parameter, display key materials and certificate information, download/upload data and test performance using the supported commands. More details of the sequence in each command are described as follows.

#### 3.1 Set Gateway IP address

```
command> setgatewayip ddd.ddd.ddd.ddd
```

Users can set a Gateway IP address for the QUIC1GC-IP by inputting `setgatewayip` followed by the desired Gateway IP address in dotted-decimal format. The `setip` function is called to change the Gateway IP address value in `netparam` variable. This variable will be written to the register mapped to `GatewayIPAddr` to set the FPGA's IP address. Subsequently, the QUIC1GC-IP is initialized with the current network parameter setting. The default Gateway IP address is 0.0.0.0. The `setip` function is described in Table 3.

#### 3.2 Set FPGA IP address

```
command> setip ddd.ddd.ddd.ddd[/nn]
```

This command configures the IP address and subnet mask for the QUIC1GC-IP. Users must input `setip` followed by the desired IPv4 address in dotted-decimal format. Optionally, the subnet mask can be specified in CIDR notation (e.g., /24). If the CIDR suffix is omitted, a default value of /24 is applied. The `setip` function updates the IP configuration parameters in the `netparam` variable, which are then written to the hardware registers mapped to `SrcIPAddr[31:0]` and `SubnetMask[4:0]`. This sets the FPGA's static IP address and network prefix length. After the register write operation completes, the QUIC1GC-IP is reinitialized with the new network parameters. The default FPGA IP configuration is 192.168.7.42/24. The `setip` function is described in Table 3.

**Table 3 setip function**

int setip(uint8_t *string, uint32_t *ip_set)	
Parameter	string: ip address as string input from user ip_set: array stored IP address
Return value	0: Valid input, -1: Invalid input
Description	This function receives IP Address as string input and set value of ip_set array.

#### 3.3 Set FPGA MAC address

```
command> setmac hh-hh-hh-hh-hh-hh
```

Users can set a MAC address to the QUIC1GC-IP by inputting `setmac` followed by the FPGA's MAC address in hexadecimal format. The `setmac` function is called to change the MAC address value in `netparam` variable. This array will be written to the register mapped to `SrcMacAddr` to set the FPGA's MAC address. The default FPGA's MAC address is 80-01-02-03-04-05. The `setmac` function is described in Table 4.

**Table 4 setmac function**

int setmac(uint8_t *string, uint64_t *mac_set)	
Parameter	string: MAC address as string input from user mac_set: array stored mac address
Return value	0: Valid input, -1: Invalid input
Description	This function receives MAC Address as string input and set value of mac_set array.

### 3.4 Load network parameters

command> loadnetworkparameters

This command configures network parameters and must be run before connecting to the network. When executed, it sets the current Gateway IP address, FPGA's IP address, subnet mask, and FPGA's MAC address to the QUIC1GC-IP while the NetworkSet signal is asserted to '1'.

### 3.5 Set FPGA Port Number

command> setport dddd

Users can set a port number to the QUIC1GC-IP by inputting setport followed by the static port number of the FPGA in decimal format or "dynamic", "d" or "-d" to set the port number to be dynamic. The setport function is called to change the port number value in netparam variable. This variable will be written to the register mapped to SrcPort to set the FPGA's port number. Dynamic ports are in the range 49152 to 65535. If the port number is set to be dynamic, the port number will be automatically increased by 1 before establishing a new connection. If the port number is set as a static port number and the user does not set the new port number value, the FPGA's port number will not be changed. The setport function is described in Table 5.

**Table 5 setport function**

int setport(uint8_t *string, uint64_t *port_set)	
Parameter	string: port number as string input from user port_set: array stored port number
Return value	0: Valid input, -1: Invalid input
Description	This function receives port number as string input and set value of port_set array.

### 3.6 Show key materials

command> showkey <1: enable, 0: disable>

To change showkey mode, users can input showkey <1: enable, 0: disable> to modify a global variable, bshowTrafficSecret. If bshowTrafficSecret is set to true, traffic tickets will be displayed on the serial console after the handshake process is completed. Users can use the TLS traffic ticket as a (Pre)-Master-Secret log file for Wireshark\* to decrypt transferred data over the current connection.

\*Wireshark, a network packet analyzer tool used for network troubleshooting, analysis, and security purposes.

### 3.7 Show certificate information

command> showcert <1: enable, 0: disable>

To change showcert mode, users can input showcert <1: enable, 0: disable> to modify a global variable, bshowCertificate. If bshowCertificate is set to true, certificate information will be displayed on the serial console after the certificate is ready during the handshake phase. Users can use the certificate information for further certificate validity verification.

### 3.8 Show session parameters

command> showsessionparams <1: enable, 0: disable>

To change the session parameter display mode, users can input showsessionparams <1: enable, 0: disable> to modify a global variable, bshowSessionParams. If bshowSessionParams is set to true, the negotiated session parameters for 0-RTT resumption will be displayed on the serial console after they are received from the server and stored. This information is essential for debugging the QUIC transport layer and verifying the parameters that will be used for future Zero-RTT connection attempts.

When enabled, the following session parameters are displayed:

- Server Name: The target server for the session.
- Initial Flow Control Limits:
  - InitMaxData: The initial maximum data allowed on the connection.
  - InitMaxStreamDataBiLocal: The initial maximum data for locally-initiated bidirectional streams.
  - InitMaxStreamDataBiRemote: The initial maximum data for remotely-initiated bidirectional streams.
  - InitMaxStreamDataUni: The initial maximum data for unidirectional streams.
- Initial Stream Count Limits:
  - InitMaxStreamBi: The maximum number of concurrent bidirectional streams.
  - InitMaxStreamUni: The maximum number of concurrent unidirectional streams.
- Pre-Shared Key (PSK) Identity: The 32-byte PSK identity (PreSharedKey).
- New Session Ticket Details:
  - TicketLifetime: The lifetime of the ticket in seconds.
  - TicketAgeAdd: The obfuscation value for the ticket age.
  - TicketLength: The length of the ticket value in bytes.
  - TicketValue: The session ticket itself (displayed in hexadecimal, truncated if longer than 32 bytes).
- TimeStamp: A timestamp indicating when the parameters were stored.







#### 4 Revision History

Revision	Date (D-M-Y)	Description
1.00	31-Mar-26	Initial version release