PDF Download
Features Applications General Description Functional Description Command Processor Main Controller User I/F and Reg Data Processor TxData Mux RxData Splitter User Logic DG SATA IP SATA PHY Core I/O Signals Initialization dgIF typeS Identify Device Security Erase Unit Error Verification Methods Recommended Design Experience Ordering Information Revision History Return to Top

SATA HCTL IP Core Data Sheet