Features Applications General Description Functional Description Link Layer RX Elastic Buffer CRC Scramble Descramble Transport Layer FIS Interface Processor/UserLogic SATA PHY Core I/O Signals Timing Diagram. Verification Methods Recommended Design Experience Ordering Information Revision History Return to Top