


TOExxG-IP Introduction (Intel)

Ver2.0AE



Ultra Hi-Speed TCP by purely hard-wired logic IP-Core!

2021/8/2


Design Gateway

Page 1



TOExxG-IP core Overview

- TCP/IP off-loading engine for 100G/40G/25G/10G/1GbE
- Inserts between user logic and Intel EMAC module
- Fully hard-wired TCP control for both Tx and Rx
- Supports Full Duplex communication





Family Line rate	GbE	10GbE	25GbE	40GbE	100GbE
Cyclone V	Ship OK				
Arria V	Ship OK				
Cyclone 10 GX	Ship OK	Ship OK			
Arria 10	Ship OK	Ship OK		Ship OK	
Stratix 10	Order OK	Ship OK	Ship OK	Order OK	Ship OK
Agilex F		Order OK	Order OK	Order OK	Ship OK

TOExxG-IP core lineup (as of 1st-Aug-2021)

Ship OK: Can immediate ship Order OK: Can place order

2021/8/2



- Fully hard-wired TCP/IP protocol control
 - Possible to build CPU-less network system
 - Zero load for CPU
- Support all of Tx only, Rx only, and full-duplex
 - 90% real transfer speed of line rate for half-duplex
 - 80% real transfer speed of line rate for full-duplex
- Guarantee transfer data reliability
 - Tx: Automatic retry when No-ACK, Duplicate-ACK, timeout
 - Rx: Automatic ACK control by Sequence number calculation
 - Flow control: Automatic TCP Window Update Packet generation







Page 3



- Selectable data buffer size
 - Selectable buffer size of memory usage vs. performance
- Compatible with Intel EMAC core
 - Low-cost EMAC-IP core (10GbE) also available
- Many reference design on Intel evaluation board
 - Full Quartus project for standard Intel board
 - Free SOF-file for evaluation before purchase
 - All source code (except IP-core) in design project



2021/8/2


Design Gateway

Page 5



TOExxG-IP core Operation

- Set parameter (IP-adr&MAC-adr, etc) during Reset
- Release Reset then initialize including ARP
- Idle state after initialization finish, wait command
- Port open by either of Active (Client) or Passive (Server) mode
- Tx and Rx operates individually (full-duplex)
- If want change parameter, move to Reset state (transfer/packet length can change except Busy)



State Diagram




Set parameter to TOExxG-IP

- User logic can set parameter during TOExxG-IP reset
- Set IP address, MAC address, and Port number
- Release reset after parameter setting finish

TOExxG-IP executes ARP after reset release

- Client mode: Issue ARP to the destination target
- Server mode: Wait ARP from the destination target





High-Speed Tx

Tx packet generation

- User Logic writes Tx data to TxFIFO
- Split Tx data in the frame size




- Concatenate header with Tx data


Automatic retransmit function

- Check ACK reply from destination
- Detect No-ACK, Duplicate-ACK, and Timeout
- Resend same packet by such ACK error detection



- Generate header and concatenate it with Tx data
 - TOExxG-IP splits Tx data in the frame size
 - Generate checksum and sequence number in TOExxG-IP





High-Speed Rx

• Rx packet header check

Ignore packet if destination is not TOExxG-IP or if checksum is wrong

Data reordering

- Reorder when sequence number skip is detected
- Avoid retransmit request for transfer efficiency
- If reordering is not possible, then send duplicate ACK

Duplicate data management

- Check duplicate data in Rx packet
- Retrieve original data by trimming duplicate data part



Design Gateway

Page 11



• Verify header check sum in Rx packet – Also check following condition in TOExxG-IP

Byte Offset	Protoco	Description	Check condition
0-5	ICMP	Destination MAC adr	Match with MAC adr set by SML/SMH register
6-11	ICMP	Source MAC adr	Match with target MAC adr set by ARP
12-13	ICMP	Туре	= 0x0800 (IP packet)
14	IP	Version/Header	= 0x45 (IPv4, IP header len=20)
20	IP	Flag/Fragment OFS	= b"000000" (no fragment)
23	IP	Protocol Number	= 0x06(TCP packet)
26-29	IP	Source IP adr	Match with IP adr set by DIP register
30-33	IP	Destination IP adr	Match with IP adr set by SIP register
			Match with DPN register or extracted target port number in
34-35	ТСР	Source port number	Passive Open
36-37	ТСР	Destination port number	Match with port number set by SPN register
38-41	ТСР	Sequence number	Possible value within TOE2-IP core can process this packet

Design Gateway

Header check condition in Rx packet












Function when SEQ number skip is detected

- Not accept any packet other than that can solve lost condition

Data reordering function


- Recover data contiguous from lost-solved packet
- Keep performance by suppress resend request





Duplicate data trimming

- · Detect data duplication and correct automatically
 - Detect Rx data duplication by checking sequence number
 - Trim duplicate block and retrieve contiguous data






- TCP Window Update (ACK) packet generation
 - Detects available space in RX data buffer is restored
 - IP core sends Window Update pkt. at a set threshold.
 - Target side can resume packet sending.


IP: xx.42=FPC	GA IP:xx.25	=PC (Tgt)							al ACK o to FPGA	
Source	Destination	Protocol Length	Info				(Aloi
192.168.11.42	192.168.11.25	TCP 60	4000-50223	[ACK] Se	q=1 Ack=613	21 Win=	4213 L	.en=0		
192.168.11.42	192.168.11.25	TCP 60	4000-50223	[ACK] Se	q=1 Ack=627	81 Win=	2753 L	.en=0		
192.168.11.42	192.168.11.25	TCP 60	4000-50223	TACK1 Se	0=1 Ack=642	41 win=	1298 L	.en=0		
192.168.11.42	192.168.11.25		[TCP Window							
192.168.11.42	192.168.11.25		[TCP Window							
192.168.11.42	192.168.11.25	TCP 60	[TCP Window	v Update]	4000-50223	[ACK]	Seq=1	Ack=64241	Win=7460	Len=0
192.168.11.42	192.168.11.25	A DECIDIAN CONTRACTOR	TCP Window	COLUMN DE LE COLUMN	CONTRACTOR OF TAXABLE PARTY.	Statistics of the local division of the loca	STREET, SQUARE,	STATE OF THE OWNER AND AND ADDRESS	COLUMN TWO IS NOT THE OWNER.	Len=0
192.168.11.25	192.168.11.42 192.168.11.42 192.168.11.42	TCP 1514	50223-4000 50223-4000 50223-4000	[ACK] Se	q=65701 Ack	=1 Win=	256960	Len=1460		
Resume sending Window resto	g by <u>A</u> i size	utomatic V (Example	Vindow U e of TOE1	• •		-		IP core g Vin. Upda Rx buffe	ate pkt. I	by
2021/8/2			Desig	n Gatew	ay				Page 1	5



٠




- Tx FIFO I/F and Rx FIFO I/F is standard FIFO interface





User Interface (Data)





Buffer Capacity

- Parameterized 2 types of data buffer
 - (1) Tx Data Buffer: 16K/32K/64KBytes
 - (2) Rx Data Buffer: 16K/32K/64KBytes
- User can optimize resource usage and performance

Generic Name	Range	Description
TxBufBitWidth	9-11	Set Tx data buffer size in address bit width
		When set to 9, size is 16KBytes, when 11, 64Kbytes for example.
RxBufBitWidth	9-11	Set Rx data buffer size in address bit width
		When set to 9, size is 16KBytes, when 11, 64KBytes for example.

Buffer size is selectable by parameterization




2 types free SOF file for Evaluation

- 2 types free SOF file for evaluation with Intel board
 - Communicate between (A)PC and FPGA, or (B)Two FPGA Bds.
 - For PC-FPGA connection, PC side become bottle neck (Real time TCP process by PC with high line rate is not practical)
- Measure transfer performance and data reliability
 - Supports both Half-Duplex and Full-Duplex mode
 - Data reliability check by real time data verification
- Bit file is free of charge
 - User can evaluate IP-core before purchase

2021/8/2


Design Gateway

Page 19





- Communicate between two FPGA boards
 - External PC controls both two FPGAs via Nios2 console





- Quartus design project for real operation
 - All source code (except IP-core) included in full project
 - Both half-duplex and full-duplex design in IP-core package

Constant 1-02/attent/101								the second second	<u> </u>	-		these Miles - Delessore Partie Auflitze Landon				- d' i				
the fait your grown despre-							- 11 2		2	The state	Contributi	have	Securities	(Equal) then	l line	1 Bri				
D F F B B B A B B B B B B B B B B B B B B						************	2000	The Consumit.	-	12		II.ck. 198	Cluck Starte	harmon	-					
ogen I. Managol or	a 2	0	/stars/9382	Partiest. Add			100	P Dallah Galiesa		57		T II anchia measury? 8	On-Disp Memory (PAM or ROID	18,100	1.810008_0008	1,000,000				
latte		BAL	17 18 18	334	N I I D I	• 1 → 3 5	100	F Dates		12		El apo	Nes E (Chase) Presents							
Several Distriction		41 13						linary .				.0	Clinik Sept	+8.100						
· TUESAntifest			- Cinginsest in	-lientin	í			E Basin Functions in DRP			1	i inter	Peret 2001	-3:43						
		41						- interface Protocols			-	data,marter	Availy: Henory Higged Natter Reader Henory Higgert Marter	281						
		48 .5	Composition Til	(InTurber				T Lov Permi				setuctory eath	Person Person Harpert Marter	JCK]	180	2				
		50 17	Port &	1.1.1.1.1.1.1			1.1	il Memory Intertaces and S	-31 P			LVI ring citiling modelsh on		3:41	190	•				
		84	Bat B	1.0	torget hill a		1.1	F Processors and Peripher	- C -			 Fig. (blue mobile) 	Avata Henny Named Stars	- 204.1		Cashi a				
		-51	71901	1	in put logic:			Con tracorect	2				Currier Instruction Manue	- ERS	· same and	active, pr				
		83 54	Facilie 1			- The Bar-Dello Tame			2.6	12		T II mail	Duraw ID Fechani	18.100	- 818007 9008	a state of				
		55	Fincted at 1		1 10 MAG LOGICS	- 'D'I dend damo, "1'7 Pace		ed and we	311	÷.	and a subsection of the	T II are all time	Edward Town	28.105	Aubier som					
		3.4	WHEN'S PROPERTY			- 10's Beleivo matheran vedullar		Her. 1		12	1	· II hat you timer	Annual Trees	18.111	- Builder bles					
		37-			-		1.000			8	and the second second	- II that sur!	JTAO URET	-8.111	*					
		38	Taldegast	x	1-050 atti-legile	vacuari 7 distante 0 ();	182	Devi	e e	100		11 Av83329 F	4-83308		and the second	The second				
		37	TacRegVet.		r out west louises		162	anor Lanor, anoral		20		rinh.	Cars log	×8.188						
		50	Facility Pro-			vector) 31 meets 0 12		 aptil 			1	report upon	Report Asset	Takes 1						
		41	. Rescription 1	Canal Canal	to and and to have			∎e où			And Address of the Owner, where the Owne	Sector Marcal	Acate, Newsy Alapsed Time		× 1.000 000	B-0000 11				
		43	Test Torille	1.63	in part inght:			C AGES I			1		Owned	invial .						
		84	ResTable!		not end logator		1	to the Contraction of		and the second				(arrest) (
		-85	Factelets			sector) T doesno 0 11		ALC: CALL		Contraction of the local division of the loc										
		44	BAUTABOP		het shid lighter			E De passial and		+-1	· · · · · · · ·	A TOTION:								
			61		41				1 In sta Laging			fit Der repart and		Married	1					2.8
		89		ē:				O (b,18)		10000	1					- 0				
		-70	#mcReC1k		is sud inging			O 100		dan -	Pyre			Mercure						
		947	BRUILABOP		us sed togics			O Nglipia hine	- 4		S John Photosepre									
		24	RecRelated RecRelated			sector 7 downso 0 c		G orchip hemorit?		0	and the series	TAG HART IF want olivit on	and for the set "Start" shaddle 12x1 the open	other Descence of 17th	TOR on low #					
		32	Rends Tell		the std ingto:			Q ad all land					methods. Call the Games IV pages							
		35	Province and P	÷	and the second second			C nord		-			this patient alors frie comparent is a							
		94	Initiate		torget bill and		14	Convectors		0	dalar slagt	tion stelling and the mathematic	the spittend often The proparated in a	permettel.						
		27	Cottal200		nat ptd_logter				1.1	_										
		24	Factorilli.		t our stillington		0 Errer	1 Percine							-Osranata H	DE PR				
	100	78	Been BEE		a new west treated															

Quartus/Qsys project in package



Design

- Quartus project is attached to the package
- Full source code (VHDL) except IP core
- Can save user system development duration
 - Confirm real board operation by original reference design.
 - Then modify a little to approach final user product.
 - Check real operation in each modification step.



2021/8/2

Design Gateway

Page 23





Resource Usage

- TOExxG-IP core standalone resource usage
 - Condition = Maximum buffer setting (Tx=Rx=64KB buffer)


Line rate (family)	Clock freq.	Logic usage	Max. memory
GbE (CycloneV E)	125MHz	2047 ALMs	1181696 bit
10GbE (Arria10 GX)	156.25MHz	2453 ALMs	1179648 bit
25GbE (Stratix10 GX)	350MHz	3273 ALMs	1179648 bit
40GbE (Arria10 GX)	322MHz	3656 ALMs	1179648 bit
100GbE (Agilex F)	350MHz	7713 ALMs	1837056 bit

TOExxG-IP core standalone compilation result

This result is based on maximum buffer size setting. User can save memory resource by smaller buffer size setting



Performance (100GbE)





Design Gateway

Page 25



Performance (each line rate)

Line rate	Half-duplex	Full-duplex	condition
1GbE	116MByte/s	103MByte/s	FPGA-PC xfer
10GbE	1,200MByte/s	924MByte/s	FPGA-PC xfer
25GbE	3,098MByte/s	3,096MByte/s	2 FPGA Boards xfer
40GbE	4,907MByte/s	4,858MByte/s	2 FPGA Boards xfer
100GbE	12,389MByte/s	11,177MByte/s	2 FPGA Boards xfer

TOExxG-IP core performance result of each line rate



- High Speed data transfer via TOExxG-IP core
 - Practically fastest speed with guaranteed TCP protocol
- Fully hard-wired logic for complicated TCP process
 - Automatic re-send/re-order/duplicated data truncation
- Easy User I/F via register and FIFO
 - Simple enough to build CPU-less system
- Reference design with real operation available
 - Steady development with "design and check" in parallel

TOExxG-IP shall strongly support product development to achieve maximum network use!

2021/8/2

Design Gateway







For more detail

- Detailed documents available on the web site.
 - <u>https://dgway.com/TOE-IP_A_E.html</u>
- Contact
 - Design Gateway Co,. Ltd.
 - E-mail : ip-sales@design-gateway.com
 - FAX : +66-2-261-2290







Revision History

Rev.	Date	Description
2.0AE	August 2, 2021	English version for all line up introduction initial release

2021/8/2

Design Gateway

Page 29