

FPGA setup for TOE100G-IP with CPU Demo

Rev1.1 28-Apr-21

1 Overview

This document describes how to setup FPGA board and prepare the test environment for running TOE100G-IP demo. The user can setup two test environments for transferring TCP data via 100Gb Ethernet connection by using TOE100G-IP, as shown in Figure 1-1.




Figure 1-1 Two test environments for running the demo



dg_toe100gip_fpgasetup_xilinx.doc

First uses one FPGA board and Test PC with 100Gb Ethernet card for transferring the data. TestPC runs test application to transfer data with TOE100G-IP on FPGA, tcpdatatest for half-duplex test or tcp_client_txrx_40G for full-duplex test. Also, Serial console or JTAGUART is run on Test PC to be user interface console.

Second uses two FPGA boards which may be different board model. Both boards run TOE100G-IP demo with assigning the different initialization mode (Client, Server, or Fixed MAC) for transferring data.

2 Test environment setup when using FPGA and PC

To run the demo on FPGA development board, please prepare following environment.

- FPGA development boards: KCU116 board, Alveo U250 card, and FB2CGHH@KU15P card
- PC with 100 Gigabit Ethernet card
- 100Gb Ethernet cable:
 - a) KCU116 board: 4xSFP28 transceiver (25GBASE-SR), QSFP28 transceiver (100GBASE-SR), and MTP to 8xLC Fiber cable
 - b) U250 card and FB2CGHH@KU15P card: 2xQSFP28 transceiver (100GBASE-SR) and MPO to MPO cable.
- USB cable for connecting between FPGA and PC
 - a) KCU116: 2 micro USB cables for programming FPGA and Serial console
 - b) U250 card: 1 micro USB cable for programming FPGA and Serial console
 - c) FB2CGHH@KU15P card: 1 mini USB cable for programming FPGA and JTAGAURT
- For FB2CGHH@KU15P card, use AB18-PCleX16 board provided by Design Gateway with ATX power supply to be power board for the card. More details of AB18 card are displayed on following website.
https://dgway.com/ABseries_E.html
- Test application: “tcpdatatest.exe” and “tcp_client_trx_40G.exe”, provided by Design Gateway for running on Test PC
- For KCU116 and U250 card, Serial console software such as TeraTerm installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity and Stop=1.
- Vivado tool for programming FPGA and JTAGUART (when using FB2CGHH@KU15P card), installed on PC

Note: Example hardware for running the demo is listed as follows.

[1] 100G Network Adapter: NVIDIA Mellanox ConnectX-6 Ethernet Adapter Card

<https://store.mellanox.com/products/nvidia-mcx614106a-ccat-connectx-6-en-adapter-card-100gbe-dual-port-qsfp56-socket-direct-2x-pcie3-0-x16-tall-brackets.html>

[2] a) 4xSFP28 to QSFP28 connection

SFP28 Transceiver: AZS85-S28-M1

<https://www.sfpcables.com/25gb-s-sfp28-sr-transceiver-850nm-up-to-100m-2866>

QSFP28 Transceiver: AMQ28-SR4-M1

<https://www.sfpcables.com/100gb-s-qsfp28-sr4-optical-transceiver-module-1499>

MTP to 8xLC Fiber cable: OM4-MTP-8LC-1M

<https://www.fs.com/products/68047.html>

b) QSFP28 to QSFP28 connection

QSFP28 Transceiver: AMQ28-SR4-M1

<https://www.sfpcables.com/100gb-s-qsfp28-sr4-optical-transceiver-module-1499>

MPO to MPO cable: OM4-MPO-8MPO-1M

<https://www.sfpcables.com/mpo-to-mpo-multimode-om4-50-125-m-8-core-4381>

[3] PC: Motherboard Gigabyte B460M AORUS PRO, 32 GB RAM, and 64-bit Windows10 OS




Figure 2-1 TOE100G-IP with CPU demo (FPGA <-> PC) on KCU116




Figure 2-2 TOE100G-IP with CPU demo (FPGA <-> PC) on U250 card




Figure 2-3 TOE100G-IP with CPU demo (FPGA <-> PC) on FB2CGHH@KU15P

The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Connect USB cables between FPGA and PC for JTAG programming and Serial console/JTAGUART.
 - a) For KCU116 board, connect two micro USB cables
 - b) For U250 card, connect one micro USB cable
 - c) For FB2CGHH@KU15P card, connect one mini USB cable
- 2) Connect power supply to FPGA development board/FPGA accelerator card.
 - a) For KCU116 board, connect Xilinx power adapter
 - b) For U250 card, connect the card to PC
 - c) For FB2CGHH@KU15P card: connect the card to PC or use AB18-PCIeX16 board by following step.
 - i) Confirm that two mini jumpers are inserted at J5 connector on AB18
 - ii) Connect ATX power supply to AB board
 - iii) Connect PCIe connector on FPGA board to Device Side (B-Side), as shown in Figure 2-4




Figure 2-4 Set up AB18-PCIeX16 Connection for FB2CGHH@KU15P card

- 3) Connect 100Gb Ethernet cable between FPGA board and PC.
 - a) For KCU116, insert four SFP28 transceivers and MTP to 8xLC Fiber cable on FPGA board. Please check channel number of four cables to match with Figure 2-5.




Figure 2-5 100Gb connection on KCU116 board by QSFP28 to 4xSFP28 cable

- b) For Alveo U250 and FB2CGHH@KU15P card, insert 100G QSFP28 Transceiver and MPO to MPO cable by using QSFP1 connector, as shown in Figure 2-6.



Figure 2-6 100Gb connection on U250 card and FB2CGHH@KU15P card by QSFP28 transceiver and MPO to MPO cable

- 4) Another side of MTP/MPO cable, insert QSFP28 transceiver to connect with 100Gb Ethernet card on PC.
- 5) Power on FPGA board or PC which connects the FPGA card.
- 6) For KCU116 and U250 card, open Serial console and download configuration file with firmware by following step.
 - i) Open Serial console. When connecting FPGA board to PC, many COM ports from FPGA connection are detected and displayed on Device Manager.

For KCU116, select Standard COM port, as shown in the left window of Figure 2-7.
 For U250, select the 2nd USB Serial port, as shown in the right window of Figure 2-7.

On Serial console, use following setting: Buad rate=115,200, Data=8-bit, Non-Parity, and Stop = 1.




Figure 2-7 COM port number for Serial console

- ii) Download configuration file and firmware to FPGA board or accelerator card by using Vivado tool, as shown in Figure 2-8.





Figure 2-8 Program FPGA by Vivado

- 7) For FB2CGHH@KU15P card, open vivado TCL shell and browse to the directory that include batch file, bit file, and elf file of TOE100G demo. After that, run the test by typing following command.

i) >> TOE100CPUTest_Silicom.bat

Note: This step is to download configuration file and firmware, as shown in Figure 2-9.



```

Vivado 2019.1 Tcl Shell - E:\Xilinx\Vivado\2019.1\bin\vivado.bat -mode tcl


***** Uivado v2019.1 (64-bit)
**** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
**** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Uivado: cd D:/download
Uivado: toe100cpptest_Silicom.bat
  
```

Figure 2-9 Command script to download demo file on Vivado TCL shel

- ii) >> xsdb.bat
- iii) >> connect -url tcp:127.0.0.1:3121
- iv) >> targets -set -filter {name =~"*Debug*"}
- v) >> jtagterminal -start
- vi) >> con

Note: Above steps are to connect JTAGUART module and run JTAG terminal to be user console, as shown in Figure 2-10.



```

Press any key to continue . . .
Uivado: xsdb.bat
WARNING: [Common 17-259] Unknown Tcl command 'xsdb.bat' sending
to use 'exec' to send the command to the OS shell.
'D:\Work\TOE100CPUTest_Silicom\download\setupEnv.bat' is not
operable program or batch file.

***** Xilinx System Debugger (XSDB) v2019.1
**** Build date : May 24 2019-15:13:32
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

xsdb: connect -url tcp:127.0.0.1:3121
tcfchan#0
xsdb: targets -set -filter {name =~"*Debug*"
xsdb: jtagterminal -start
54859
xsdb: con
Info: Microlaze #0 (target 3) Running
xsdb: _
  
```

Figure 2-10 Open JTAG Terminal

- 8) On Serial console/JTAG Terminal, welcome message is displayed.
 - i) Input '0' to start TOE100G-IP initialization in client mode (asking PC MAC address by sending ARP request).
 - ii) Default parameter in client mode is displayed on the console.

```

+++ TOE100GIP with CPU Demo [IPVer = 1.0] +++
Input mode : [0] Client [1] Server [2] Fixed MAC => 0
+++ Current Network Parameter +++
Window Update Gap = 0
Mode = CLIENT
FPGA MAC address = 0x000102030405
FPGA IP = 192.168.100.42
FPGA port number = 60000
Target IP = 192.168.100.25
Target port number = 60001
Press 'x' to skip parameter setting:
  
```

◆ : User Input
◆ : User Output

i Input '0' to initialize in client mode

ii Default client parameter displayed on boot-up screen

Figure 2-11 Message after system boot-up

If Ethernet connection has the problem and the linked is down, the error message is displayed on the console instead of welcome message, as shown in Figure 2-12.

```

+++ TOE100GIP with CPU Demo [IPVer = 1.0]
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
  
```

Error message when Ethernet does not link up

Figure 2-12 Error message when cable is linked down

- iii) User enters 'x' to skip parameter setting for using default parameters to begin system initialization, as shown in Figure 2-13. If user enters other keys, the menu for changing parameter is displayed, similar to “Reset TCPIP parameters” menu. The example when running the main menu is described in “dg_toe100gip_cpu_instruction” document.

```

Press 'x' to skip parameter setting [x]
IP initialization complete
--- TOE100G-IP menu ---
[0] : Display TCPIP parameters
[1] : Reset TCPIP parameters
[2] : Send Data Test <TOEIP -> Target>
[3] : Receive Data Test <Target -> TOEIP>
[4] : Full duplex Test <TOEIP <-> Target>
  
```

iii Reset by using default parameter

Main Menu

Figure 2-13 Initialization complete

Note: Transfer performance in the demo is limited by Test PC performance in Test platform. The best performance can be achieved when the test is run by using FPGA-to-FPGA connection.

3 Test environment setup when using two FPGAs

Before running the test, please prepare following test environment.

- Two FPGA development boards which can be the same board or different board: KCU116 board, Alveo U250 accelerator card, and FB2CGHH@KU15P card
- 100Gb Ethernet cable: 100Gb transceiver (BASE-SR) and fiber cable
 - a) KCU116 board: Use 4xSFP28 transceiver (25GBASE-SR) with 8xLC Fiber cable
 - b) U250 card and FB2CGHH@KU15P card: Use QSFP28 transceiver (100GBASE-SR) with MTP/MPO Fiber cable
- USB cable for connecting between FPGA and PC
 - a) KCU116: 2 micro USB cables for programming FPGA and Serial console
 - b) U250 card: 1 micro USB cable for programming FPGA and Serial console
 - c) FB2CGHH@KU15P card: 1 mini USB cable for programming FPGA and JTAGAURT
- For KCU116 and U250 card, Serial console software such as TeraTerm, installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming FPGA, installed on PC




Figure 3-1 TOE100G-IP with CPU demo (FPGA<->FPGA)

The step to setup test environment by using two FPGAs is described in more details as follows.

Follow step 1) – 7) of topic 2 (Test environment setup when using FPGA and PC) to prepare FPGA board and SFP28/QSFP28 connection for running the demo. After two FPGA boards have been configured completely, Serial console/JTAG Terminal displays the menu to select Client mode, Server mode, or Fixed MAC mode. The step after FPGA configuration is described as follows.

- 1) Open Serial console/JTAG Terminal for board#1 and board#2 and then set the input to the console for selecting the initialization mode. The example to initialize by Server-Client mode is described as following steps.
 - i) Set '1' on Serial console of FPGA board#1 for running Server mode.
 - ii) Set '0' on Serial console of FPGA board#2 for running Client mode.
 - iii) Default parameters for Server or Client are displayed on the console, as shown in Figure 3-2.




Figure 3-2 Input mode

- 2) Input 'x' to use default parameters or other keys to change parameters. The parameters of Server mode must be set before Client mode.
 - i) Set parameters on Server console.
 - ii) Set parameters on Client console to start IP initialization by transferring ARP packet.
 - iii) After finishing initialization process, "IP initialization complete" and main menu are displayed on Server console and Client console.




Figure 3-3 Main menu

4 Revision History

Revision	Date	Description
1.0	25-Feb-21	Initial version release
1.1	28-Apr-21	Support Silicom FB2CGHH@KU15P card