



**TOE1G-IP Introduction (Altera)** Ver1.4E



# **Extreme TCP Speed on GbE**

20 October 2016

Design Gateway

Page 1





- Advantage and Disadvantage of TCP on GbE
- TOE1G-IP core overview
- TOE1G-IP core description
  - Initialization
  - High-speed transmit
  - High-speed reception
- User I/F, Buffer size parameterization
- Reference design
- Resource usage and real performance



# **Advantage of TCP/IP on GbE**

- Advantage of GbE (Giga-bit Ethernet)
  - 1Gbps speed in theoretical maximum
  - Any PC furnishes GbE port
  - Popular in the market, very low cost
- Advantage of TCP/IP
  - Standard Ethernet protocol
  - Guaranteed data reliability
  - Major OS provides protocol stack



**Design Gateway** 

20 October 2016





Page 3

- Poor Performance
  - Complicated protocol management
  - Necessary high-performance CPU for TCP control
  - Practical speed is around 300Mbps at maximum
- Requires expensive High performance CPU
  - FPGA internal CPU (NiosII) is not enough
  - Needs external high-performance but expensive CPU
  - If use SoC, TCP consumes most CPU resource

## **TOE1G-IP** core can provide ideal solution!





- 2<sup>nd</sup> generation TCP/IP off-loading engine core
- Inserts between user logic and Altera EMAC module
- Fully hard-wired TCP control for both Tx and Rx
- Supports Full Duplex communication





# 

AMERA

Stratix

# TOE1G-IP core Advantage 1

#### Fully hard-wired TCP/IP protocol control

- Possible to build CPU-less network system
- Zero load for CPU
- Support all of Tx only, Rx only, and full-duplex
  - 110MByte/sec speed for half-duplex mode
  - 100MByte/sec speed for full-duplex mode
- Guarantee transfer data reliability
  - Tx: Automatic retry when No-ACK, Duplicate-ACK, timeout
  - Rx: Automatic ACK control by Sequence number calculation



# TOE1G-IP core Advantage 2

#### • Selectable data buffer size

- Selectable buffer size of memory usage vs. performance
- Compatible with Altera MAC core (IP-TRIETHERNET)
  - Direct connection between TOE1G-IP and EMAC
- Many reference design on Altera evaluation board
  - Full QuartusII project for standard Altera board
  - Free bit-file for evaluation before purchase
  - All source code (except IP-core) in design project
  - 2 port of TOE1G-IP (fast) + CPU (slow) design
  - FTP server sample design using TOE1G-IP core and CPU



Page 7

20 October 2016

**Design Gateway** 



# **TOE1G-IP** core Operation

- Set parameter (IP-adr&MAC-adr, etc) during Reset
- Release Reset then initialize including ARP
- Idle state after initialization finish, wait command
- Port open by either of Active (Client) or Passive (Server) mode
- Tx and Rx operates individually (full-duplex)
- If want change parameter, move to Reset state (transfer/packet length can change except Busy)



#### State Diagram



### • Set parameter to TOE1G-IP

- User logic can set parameter during TOE1G-IP reset
- Set IP address, MAC address, and Port number
- Release reset after parameter setting finish

### • TOE1G-IP executes ARP after reset release

- Issue ARP to destination target
- Get MAC-adr of the target via ARP result





# High-Speed Tx

## • Tx packet generation

- User Logic writes Tx data to TxFIFO
- Split Tx data in the frame size
- Concatenate header with Tx data

#### • Automatic retransmit function

- Check ACK reply from destination
- Detect No-ACK, Duplicate-ACK, and Timeout
- Resend same packet by such ACK error detection





#### Generate header and concatenate it with Tx data

- TOE1G-IP splits Tx data in the frame size
- Generate checksum and sequence number in TOE1G-IP





#### 20 October 2016

Design Gateway

# **High-Speed Rx**

## Rx packet header check

 Ignore packet if destination is not TOE1G-IP or if checksum is wrong

#### • Data reordering

- Reorder when sequence number skip is detected
- Avoid retransmit request for transfer efficiency
- If reordering is not possible, then send duplicate ACK

## • Duplicate data management

- Check duplicate data in Rx packet
- Retrieve original data by trimming duplicate data part

**Design Gateway** 

## • Flow control

- Automatic Window Update packet sending

20 October 2016

Verify header check sum in Rx packet

 Also check following condition in TOE1G-IP

Byte Offset	Protoco	Description	Check condition
0-5	ICMP	Destination MAC adr	Match with MAC adr set by SML/SMH register
6-11	ICMP	Source MAC adr	Match with target MAC adr set by ARP
12-13	ICMP	Туре	= 0x0800 (IP packet)
14	IP	Version/Header	= 0x45 (IPv4, IP header len=20)
20	IP	Flag/Fragment OFS	= b"000000" (no fragment)
23	IP	Protocol Number	= 0x06(TCP packet )
26-29	IP	Source IP adr	Match with IP adr set by DIP register
30-33	IP	Destination IP adr	Match with IP adr set by SIP register
			Match with DPN register or extracted target port number in
34-35	TCP	Source port number	Passive Open
36-37	TCP	Destination port number	Match with port number set by SPN register
38-41	TCP	Sequence number	Possible value within TOE2-IP core can process this packet

#### Header check condition in Rx packet















## • Function when SEQ number skip is detected

- Not accept any packet other than that can solve lost condition

#### Data reordering function

- Recover data contiguous from lost-solved packet
- Keep performance by suppress resend request





- · Detect data duplication and correct automatically
  - Detect Rx data duplication by checking sequence number
  - Trim duplicate block and retrieve contiguous data





Flow Control (Automatic Window Update transmit)

## Generates TCP Window Update (ACK) packet

- Detect available space recovery in Rx data buffer
- Send Window Update packet when space exceeds threshold
- PC side can restart Tx operation by Window Size recovery

P lsb 42=FPC	GA IP Isb 2	5=PC		(Normal ACK of Rx
Source	Destination	Protocol	Length Info	
192.168.11.42	192.168.11.25	TCP	60 4000→50223 [АСК] Seg=1 Ack=61321 Win=4	213 Len=0
192.168.11.42	192.168.11.25	TCP	60 4000-50223 [ACK] seq=1 Ack=62781 win=2	753 Len=0
192.168.11.42	192.168.11.25	TCP	60 4000→50223 [ACK] Sed=1 Ack=64241 win=1.	298 Len=0
192.168.11.42	192.168.11.25	TCP	60 [TCP window Update] 4000→50223 [ACK] 50	eq=1 Ack=64241 Win=3352 Len=0
92.168.11.42	192.168.11.25	TCP	60 [TCP window Update] 4000-50223 [ACK] 5	eq=1 Ack=64241 Win=5406 Len=0
92.168.11.42	192.168.11.25	TCP	60 [TCP window Update] 4000-50223 [ACK] 5	eq=1 Ack=64241 Win=7460 Len=0
92.168.11.42	192.168.11.25	TCP	60 [TCP window Update] 4000-50223 [ACK] 5	eg=1 Ack=64241 win=9514 Len=0
92.168.11.25	192.168.11.42	TCP	1514 50223-4000 [PSH, ACK] Seq=64241 Ack=1 N	win=256960 Len=1460
92.168.11.25	192.168.11.42	TCP	1514 50223-4000 [ACK] Seq=65701 Ack=1 Win=2	56960 Len=1460
92.168.11.25	192.168.11.42	TCP	1514 50223-4000 [ACK] Seq=67161 Ack=1 Win=2	56960 Len=1460
Restart Tx from PC after Window size recovery		<u>Auto</u>	matic Window Update packet	TOE1G-IP generates Window Update packet by Rx FIFO space recovery
20 October 2016			Design Gateway	Page 17



- Tx FIFO I/F and Rx FIFO I/F is standard FIFO interface





# **User Interface (Data)**





# **Buffer Capacity**

#### • Parameterized 3 types of data buffer

- (1) Tx Data Buffer: 4KByte 64KByte
- (2) Tx Packet Buffer: 2KByte 16KByte
- (3) Rx Data Buffer: 2KByte 64KByte

#### • User can optimize resource usage and performance

Generic Name	Range	Description
TxBufBitWidth	12-16	Set Tx data buffer size in address bit width
		When set to 12, size is 4KByte, when 16, 64KByte for example.
TxPacBitWidth	11-14	Set Tx packet buffer size in address bit width
		When set to 11, size is 2KByte, when 14, 16KByte for example
RxBufBitWidth	11-16	Set Rx data buffer size in address bit width
		When set to 11, size is 2KByte, when 16, 64KByte for example.

#### Buffer size is selectable by parameterization



- SOF file for evaluation with Altera standard board
  - Ready for ArriaV GX/StratixIV GX/Arria10SoC/CycloneV E Development kit
  - Support both Half-Duplex and Full-Duplex operation
  - Measure transfer speed performance and data reliability
  - 2 port (Fast+Slow) operation, FTP sample application



Evaluation environment for Altera board

**Design Gateway** 

20 October 2016

TCP Officading Engine IP Core

## 

Page 21

# Reference Design Overview

## QuartusII design project for real operation

- All source code (except IP-core) included in full project
- Both half-duplex and full-duplex design in IP-core package
- 2 port design and FTP design available for IP-core customer

cant Manyahar da	1 6	/vivers/XXX2Parties	LAN D
Inte	E #	28 11 11 14 14 14 14 14	AA 10 8 #+ 1-115
State In BHODISMPHOLI	41 E		
<ul> <li>TOESPortfast and</li> </ul>	94 23	Coppinsel perlars	1100
	47		
	1000	Comment Total	The la
	41 - 2	Dorr 1	
	11	Bath	a an and leaster
		There's	t in std instar
	83-		The second se
	-84	Tacile 1	t in std_legact - 'D't To Bas-Dame frame 12600 houri.
	55	Rivieda 1	; in std_lopin; - (D); dend deau, "1'; Paterwe deau
	3.6	WARLEY'DO	a sa stil inginy - 10's Federer mithing verification, "1" - 1
	- 51-		
	3.88	Tailwy3321	t con stil ingin meters ( 7 dimete D 1)
	15.99	EncReaterse	t one west towards
	92	Eacheg9costa	t one and rodit Asconti ar powerts 0 15
	44	Maultimploaus. First	P. No. with related to consider the reaction
	55	1 Mar 1 Mar 1 1 Mar	Contract Contractor
		Res To State	a man which have be
		Res Tulate.	t new Avel Longer married a T dessing D 11
	4.4	BAUTHEOP	a mat and ploping
	61	BarTrWalue.	r mot wid Lowing
	0.000	Barlobaazy	1 IN WERLENGT
			and the soft Soft Soft Soft Soft
	70	BaicReC10;	I is and inglor
	93	BaultartoP	a an and mights
	14	Raje Relation	1 m and Lagic and the T downed D 11
	33	mannellop	a sty per angles
	24	previation 1.1.4	and and reaction of
	12	20.0012200	a man and something
		Completio	a man with leaster
	2.94	FurthellEDB	t out and Lepine
	28	Rest.FIG	and and longin
£	01	17	
and the later	81	End Complement Tol	HaTicTest J
Spitarachy   III Phon   & Desgei	• 14		



Reference design block diagram



Reference Design (2 Port Design)

- Implements 2 port of fast port by TOE1G-IP and slow port by CPU
- Data Tx and Rx for fast port and 'Ping' command for slow port
- Emulates real product that requires more protocol other than TCP/IP





- TOE1G-IP core executes ultra high-speed file data transfer
- CPU (NiosII) handles FTP command process by its firmware





**Reference Design**(FTP sample: cont'd)

#### • Extreme transfer speed over 100MB/s

🔁 192.168.11.42 - FileZilla				
<u>File E</u> dit <u>V</u> iew <u>T</u> ransfer <u>S</u> erver <u>B</u> ookmarks <u>H</u> elp <u>N</u> ew	version available!			
Image: Image	943MB file	transfer i	n 8 secc	onds 📮
Command:       PASV         Response:       227 Entering Passive Mode (192,168,11,42,195,80         Command:       RETR Test.txt         Response:       150 Connection Accepted         Response:       226 Transfer Ok         Status:       File transfer successful, transferred 943,718,400 bytes in 8 :	Transf econds 100 M	er speed is Byte/sec	s more the	m
Local site: C:\Temp\	👻 Remote si	ite: /		
Filename Filesize Filetype Last mod	ified Filename	*	Filesize	Filetype
 Test.txt 943,718,400 Text Document 13/1/255	10:23:53	t	943,718,400	Text Document
٠ [ III	+ -	111		
1 file. Total size: 943,718,400 bytes	Selected 1	file. Total size: 9	43,718,400 byte	15
Real performance result of 9	143MByte file	download	d by Filez	<u>Zilla</u> Page 25



- QuartusII project file in TOE1G-IP package
- Full source code (VHDL) except IP core
- Can save user system development duration
  - Confirm real board operation by original reference design.
  - Then modify a little to approach final user product.
  - Check real operation in each modification step.

#### Short-term development is possible without big turn back



## TOE1G-IP core standalone resource usage

#### Condition = Maximum buffer setting



(I X D a la B u = K X D a la B u = 64 K B,	TXPackelBul=16KB)	

Family	Example Device	Combinatorial ALUTs	Registers	Pin	Block Memory bit	Design Tools
Stratix IV GX	EP4SGX230KF40C2	2,226	2,778	137	1,181,696	QuartusII 14.0
CycloneV E	5CEFA7F31I7	2,052	3,084	137	1,181,696	QuartusII 15.1
ArriaV GX	5AGXFB3H4F35C5	2,064	3,002	137	1,181,696	QuartusII 14.0
Arria10 SX	10AS066N3F40E2SGE2	2,028	3,050	137	1,181,696	QuartusII 16.0

TOE1G-IP core standalone compilation result

This result is based on maximum buffer size setting. User can save memory resource by smaller buffer size setting

20 October 2016

**Design Gateway** 

Page 27





## Real performance in full-duplex test





# **TOE1G-IP** Application Market

- Data transfer in FA market
  - Medical video processing system
  - Sensor data logger measurement instrument
- Storage system using TCP such as NAS, iSCSI
  - TOE1G-IP replaces CPU for hard TCP processing
- Network product
  - Network printer for high speed print data download
  - Network camera for high speed video data upload

**Design Gateway** 









```
Page 29
```





# For more detail

- Detailed documents available on the web site.
- http://www.dgway.com/TOE1G-IP\_A\_E.html
- Contact
  - Design Gateway Co,. Ltd.
  - E-mail :

ip-sales@design-gateway.com

- FAX : +66-2-261-2290





```
20 October 2016
```





Rev.	Date	Description
1.0E	April 5, 2016	English version initial release
1.1E	August 30,2016	Added Arria10SoC support
1.4E	October 20,2016	Addes CycloneV support

20 October 2016

Design Gateway

Page 31

