

# FPGA Setup for TOE1G IP with CPU Demo

Rev2.0 31-Jul-20

This document describes how to setup FPGA board and prepare the test environment for running TOE1G-IP demo. The user can setup two test environments for transferring TCP data via 1Gb Ethernet connection by using TOE1G-IP, as shown in Figure 1-1.




Figure 1-1 Two test environments for running the demo

First uses one FPGA board and Test PC with 1Gb Ethernet card for transferring the data. Test PC runs test application, i.e. tcpdatatest for half-duplex transferring or tcp\_client\_trrx\_40G for full-duplex transferring. Also, Serial console is run on Test PC to be user interface console.

Second uses two FPGA boards which may be different board. Both boards run TOE1G-IP demo with assigning the different mode (Client for Server) for transferring data.

## 1 Test environment setup when using FPGA and PC

Before running the test, please prepare following test environment.

- FPGA development boards: KC705/AC701 board
- PC with 1 Gigabit Ethernet or connecting with 1 Gigabit Ethernet card
- 1Gb Ethernet connection: Cat5e or Cat6 cable for between FPGA and PC/FPGA
- micro USB cable for programming FPGA, connecting between FPGA board and PC
- mini USB cable for Serial console, connecting between FPGA board and PC
- Test application: “tcpdatatest.exe” and “tcp\_client\_txrx\_40G.exe”, provided by Design Gateway for running on Test PC
- Serial console software such as HyperTerminal installed on PC. The setting on the console is Baud rate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming FPGA, installed on PC




Figure 1-1 TOE1G-IP with CPU demo (FPGA <-> PC) on KC705





The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Power off system.
- 2) Connect micro USB cable and mini USB cable from FPGA board to PC for JTAG programming and USB UART (Serial Console).
- 3) Connect power supply to FPGA development board.
- 4) Connect CAT5e or CAT6 cable between RJ45 on FPGA board to PC




Figure 1-3 Connect cable between FPGA and PC

- 5) Power on FPGA board.
- 6) Open Serial console to connect to FPGA board. Serial setting is Baud rate=115,200, Data=8 bit, Non-parity, and Stop=1.

7) Download configuration file and firmware to FPGA board, as shown in Figure 1-4.




Figure 1-4 FPGA configuration by Vivado

- 8) On serial console, welcome message is displayed.
  - a. Input '0' to initialize TOE1G-IP in client mode (ask PC MAC address by sending ARP request).
  - b. Default parameter in client mode is displayed on the console.




Figure 1-5 Message after system boot-up

- c. User enters 'x' to skip parameter setting for using default parameters to begin system initialization, as shown in Figure 1-6. If user enters other keys, the menu for changing parameter is displayed, similar to "Reset TCPIP parameters" menu. The example when running the main menu is described in "dg\_toe1gip\_cpu\_instruction" document.




Figure 1-6 Initialization complete

*Note: Transfer performance in the demo depends on Test PC resource in Test platform.*

## 2 Test environment setup when using two FPGAs

Before running the test, please prepare following test environment.

- Two FPGA development boards which are the same board or the different board, KC705/AC701
- Cat5e or Cat6 cable for 1 Gb Ethernet connection between two FPGA boards (Ethernet connection between two FPGA boards could be connected directly or connected through other network devices such as Ethernet switch)
- Connect micro USB cable and mini USB cable for programming FPGA and Serial console between each FPGA board and PC (two sets are used for two FPGA boards)
- Serial console software such as TeraTerm, installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming FPGA, installed on PC




Figure 2-1 TOE1G-IP with CPU demo (FPGA<->FPGA)



The step to setup test environment by using two FPGAs is described in more details as follows.

Follow step 1) – 7) of topic 1 (Test environment setup when using FPGA and PC) to prepare FPGA board for running the demo. After two FPGA boards have been configured completely, Serial console displays the menu to select client mode or server mode. The step after FPGA configuration is described as follows.

- 1) Open Serial console for board#1 and board#2. In this document, COM10 is Serial console for FPGA board#1 which is set to server mode and COM22 is Serial console for FPGA board#2 which is set to client mode.
  - a. Set '1' on Serial console of FPGA board#1 for running server mode.
  - b. Set '0' on Serial console of FPGA board#2 for running client mode.
  - c. Default parameters for server or client are displayed on the console, as shown in Figure 2-2.





Figure 2-2 Input mode

- 2) Input 'x' to use default parameters or other keys to change parameters.
  - a. Set parameters on server Serial console.
  - b. Set parameters on client Serial console to start IP initialization by transferring ARP packet.
  - c. After finishing initialization process, "IP initialization complete" and main menu are displayed on server console and client console.



**COM10 - Tera Term VT**

File Edit Setup

a. Input 'x' to use default parameter on server Serial console

```

--- TOE1GIP with CPU Demo [IPVer = 2.25] ---
Input mode : [0] Client [1] Server => 1

Default TOE1GIP Parameter
Window Update Gap = 0
Mode = SERVER
FPGA MAC address = 0x001122334455
Target IP = 192.168.11.42
FPGA IP = 192.168.11.25
Target port number = 60000
FPGA port number = 60001
Press 'x' to skip parameter setting:x
IP initialization complete

--- TOE1GIP menu ---
[0] : Display TCPIP parameters
[1] : Reset TCPIP parameters
[2] : Send Data Test (TOEIP -> Target)
[3] : Receive Data Test (Target -> TOEIP)
[4] : Full duplex Test (TOEIP <-> Target)

```

c

**COM22 - Tera Term VT**

File Edit Setup

b. Input 'x' to use default parameter on client Serial console

```

--- TOE1GIP with CPU Demo [IPVer = 2.25] ---
Input mode : [0] Client [1] Server => 0

Default TOE1GIP Parameter
Window Update Gap = 0
Mode = CLIENT
FPGA MAC address = 0x000102030405
Target IP = 192.168.11.25
FPGA IP = 192.168.11.42
Target port number = 60001
FPGA port number = 60000
Press 'x' to skip parameter setting:x
IP initialization complete

--- TOE1GIP menu ---
[0] : Display TCPIP parameters
[1] : Reset TCPIP parameters
[2] : Send Data Test (TOEIP -> Target)
[3] : Receive Data Test (Target -> TOEIP)
[4] : Full duplex Test (TOEIP <-> Target)

```

b

c. Main menu

c

Figure 2-3 Main menu

### 3 Revision History

Revision	Date	Description
1.0	2-Nov-18	Initial version release
2.0	31-Jul-20	Remove test result on the console