

TOE1G-IP Multisession Demo Instruction

Rev1.0 18-May-17

This document describes the instruction to show 1Gb Ethernet data transfer between FPGA board and PC. PC can run up to eight test applications for transferring data through eight sessions at the same time. Packet size in the demo is not Jumbo frame size.

1 Environment Setup

As shown in Figure 1-1, to run TOE1G-IP multisession demo, please prepare

- 1) FPGA Development board: KC705
- 2) Xilinx programmer software (iMPACT/Vivado)
- 3) Ethernet cable (Cat5e or Cat6) for network connection between FPGA Development board and PC
- 4) PC with Gigabit Ethernet support
- 5) micro USB cable for programming FPGA between FPGA Development board and PC
- 6) Test application available on PC: "tcpdatatest.exe" provided by Design Gateway



Figure 1-1 TOE1G-IP Multisession Demo Environment Setup on KC705



2 Demo description

Up to eight sessions can be operated at the same time for sending or receiving data with PC. Transfer direction of each session can be set from 4-bit GPIO DIPSW on FPGA board. One bit is used to set for two sessions as follows.

1





Figure 2-1 4-bit DIPSW/LED in the demo

GPIO SW	ON	OFF
1	Port#4000 and #4001 receive data from PC	Port#4000 and #4001 send data to PC
2	Port#4002 and #4003 receive data from PC	Port#4002 and #4003 send data to PC
3	Port#4004 and #4005 receive data from PC	Port#4004 and #4005 send data to PC
4	Port#4006 and #4007 receive data from PC	Port#4006 and #4007 send data to PC
	Table 2-1 4-bit DIPSW	Definition

4-bit LED is used to show hardware status. The definition of LED on FPGA development board is described in Table 2-2.

GPIO LED	ON/BLINK	OFF
0	ON: IP initialize complete	Not complete. Please check that StartSW (CenterSW) has already been pressed and confirm IP address setting on PC that is correct.
1/R	BLINK: Timeout is found in some session.	Normal operation
2/C	N/A	N/A
3/L	ON: Connection of some sessions are established	No operation

Table 2-2 LED Definition



3 Demo setup

To set up the demo, please follow these steps.

- 1) Connect micro USB cable from FPGA development board to PC, and connect power supply to FPGA development board.
- 2) Connect Ethernet cable between FPGA development board and PC.



Figure 3-1 SFP+ cable connection

- 3) Setup network setting on PC, following Topic 3 in "dg_toe10gip_instruction_xilinx" document.
- 4) Power on FPGA development board.
- 5) Open Hardware Manager in Vivado to download bit file to FPGA development board, as shown in Figure 3-2.



	Нер	A No bardware target is coop	Open target
×		no na oware target is open.	
		Hardware	Auto Connect
VIVADO. Productivity. Multiplied.		● 【 ⇒ ■ ■ ● ●	Recent Targets
1 Cli	ck Open Hardware Manager	2. Open	target -> Auto Connect
acke		_	Dpen New Target
asks			
ALE			
		Hardware	t/xilinx_tcf/Digilent/210203336077A
Manage IP	Open Hardware Manager Xilinx Td Store	There are no debug cores.	Program device Re 5. Click Program device
		Hardware	? FPGA model
		🔍 🛣 🕸 💽 📭 🕪	
(mare		Name	Status
/ Program Device		🖃 🛔 localhost (1)	Connected
Select a bitstream p	rogramming file and download it to your hardware	😑 📕 🖉 xilinx_tcf/Digilent/210	0203336077A (1) Open
the debug cores cor	ntained in the bitstream programming file.	Sector Se	Programmed
			3. Select FPGA device
Bitstregm file:	OE1GMultiTest_KC705/download/TOE1GMultiTest.bit	· · · · · · · · · · · · · · · · · · ·	to program bit file
Debug probes file:		Hardware Device Properties	? _ 🗆 🖻 X
Enable end of	startup check		
		<pre> % xc7k325t_0 </pre>	
?	Program Cancel	Name: vc7l-22Et 0	4. Click "" to select Programming
	6. Click Program button to	Part: vc7k325t	(TOE1GMultiTest.bit)
		The sector and the sector	
	start FPGA programming	ID code: 33651093	
	start FPGA programming	ID code: 33651093 IR length: 6	
	start FPGA programming	IR length: 6 Status: Programmed	4
	start FPGA programming	ID code: 33651093 IR length: 6 Status: Programmed Programming file: /download/	i TOE1GMultiTest.bit 💿 🔚

6) Wait until 1000 LED output from Ethernet PHY is ON.



Figure 3-3 1000 Ethernet LED



7) Press StartSW at Center-SW as shown in Figure 3-4 to initialize parameter in system, and then LED0 will turn on, as shown in Figure 3-5. Now system is ready to transfer data.



<u>Note</u>: Demo transfer performance depends on Test PC performance within user platform that is high enough to send and receive 1-Gigabit data through Ethernet.



4 Run the demo

Please confirm that LED0 status now is ON to confirm that IP completes initialization process. In this reference design, "tcpdatatest" application is called in client mode to establish the new connection and send/receive data with the server which is implemented by TOE1G-IP. More details to run send or receive data test in each session are described as follows.

4.1 Send data test

This topic describes the step to run data sending test from FPGA to PC. Transfer size is fixed to be 4 GB. User can run up to eight sessions at the same time by running eight "tcpdatatest" with setting port number to be 4000 - 4007. DIPSW of selected port must be set to '0' for send data test.

Type following command to run "tcpdatatest" in this test. >> tcpdatatest c r 192.168.11.42 <4000-4007> 0 1

LED3 will turn on to show that port 4000-4007 is established. On PC console, total transfer size will be displayed every second. Test performance will be displayed after end of operation.

Figure 4-1 shows the example when running send data test by using Port#4000. DIPSW bit 1 must be set to '0'. Performance is about 1/4 times of half duplex demo because the IP in this demo uses only 8Kbyte buffer size while half duplex demo uses 64 Kbyte buffer size.





Figure 4-2 shows the example when running send data test by using 8 sessions (Port 4000 - 4007) at the same time. Bit1-4 of DIPSW must be all set to '0'. Performance in Figure 4-3 for one session is about 15 MB/sec, so total performance is about 120 MB/sec.



Figure 4-2 Send data test when running 8 sessions at the same time



Figure 4-3 Performance when run send data test using 8 sessions at the same time



4.2 Receive data test

This topic describes the step to run the test to receive data from PC. User can set total transfer size from application. Up to eight sessions can run at the same time by running eight "tcpdatatest" with setting port number to be 4000 - 4007. DIPSW of selected port must be set to '1' for receive data test.

Type following command to run "tcpdatatest" in this test. >> tcpdatatest c t 192.168.11.42 <4000-4007> <byte length> 1

LED3 will turn on to show that port 4000-4007 is established. On PC console, total transfer size will be displayed every second. Test performance will be displayed after end of operation.

Figure 4-4 shows the example when running receive data test by using Port#4000. DIPSW bit 1 must be set to '1'. Performance is about 1/4 times of standard demo because the IP in this demo uses only 8Kbyte buffer size while standard demo uses 64 Kbyte buffer size.

Port number: Valid value = 4000 - 4007 Transfer le	ength = 4.29 GByte
C:\Windows\system32\cmd.exe - tcpdatatest c t 192.168.11.42 4000 4294967296 1	
D:\Share>tcpdatatest c t 192.168.11.42 (4000) 4294967296) 1	
Start Sending with Data pattern in Client mode IP: 192.168.11.42:4000 Waiting for connection System connected	
Sending Data Size 37.749 MB 75.497 MB 102.760 MB 130.023 MB	Port 4000-4001: PC -> FPGA
4.219 GB 4.247 GB 4.274 GB	
Spend 165.55 Second(s) for Sending 4.295 GByte(s) Sending Data Rate: 25.94 MByte(s)/Sec	
D:\Share>	•

Figure 4-4 Receive data test by using Port#4000 and DIPSW setting



Figure 4-5 shows the example when running send data test by using 8 sessions (Port 4000 - 4007) at the same time. Bit1-4 of DIPSW must be all set to '1'. Performance in Figure 4-6 for one session is about 14-22 MB/sec, so total performance is about 112 MB/sec.



Figure 4-5 Receive data test when running 8 sessions at the same time



Figure 4-6 Performance when run receive data test using 8 sessions at the same time



4.3 Send and Receive data test

User can set 4-bit DIPSW to be different value to run send and receive data test by using different port number.

Figure 4-7 and Figure 4-8 shows the test result when running send and receive data test by using two and eight sessions sequentially.









5 Revision History

Revision	Date	Description
1.0	18-May-17	Initial version release