

# FPGA setup for TOE25G-IP with CPU Demo

Rev1.1 4-Mar-21

## 1 Overview

This document describes how to setup FPGA board and prepare the test environment for running TOE25G-IP demo. The user can setup two test environments for transferring TCP data via 25Gb Ethernet connection by using TOE25G-IP, as shown in Figure 1-1.




Figure 1-1 Two test environments for running the demo



dg\_toe25gip\_fpgasetup\_intel.doc

First uses one FPGA board and Test PC with 25Gb Ethernet card for transferring the data. TestPC runs test application to transfer data with TOE25G-IP on FPGA, tcpdatatest for half-duplex test or tcp\_client\_txrx\_40G for full-duplex test. Also, NiosII terminal is run on Test PC to be user interface console.

Second uses two FPGA boards which may be different board. Both boards run TOE25G-IP demo with assigning the different initialization mode (Client or Server) for transferring data.

## 2 Test environment setup when using FPGA and PC

Before running the test, please prepare following test environment.

- FPGA development board:
  - Stratix10 GX (H-Tile) development board
  - Stratix10 MX development board
- PC with 25 Gigabit Ethernet card
- 25Gb Ethernet cable:
  - QSFP28 transceiver + SFP28 transceiver + MTP-to-LC cable
- micro USB cable for JTAG connection
- Test application provided by Design Gateway for running on Test PC:  
“tcpdatatest.exe” and “tcp\_client\_trx\_40G.exe”
- QuartusII Programmer and NiosII command shell, installed on PC

*Note: Example hardware for running the demo is listed as follows.*

[1] 25G Network Adapter: Intel XXV710-DA2

<https://www.intel.com/content/www/us/en/products/network-io/ethernet/10-25-40-gigabit-adapters/xxv710-da2-25gbe.html>

[2] QSFP28 Transceiver (100GBASE-SR4)

<https://www.sfpcables.com/100gbase-sr4-qsfp28-transceiver-for-mmfc-70-100-meters-mtp-to-mtp-4813>

[3] SFP28 Transceiver (25GBASE-SR)

<https://www.sfpcables.com/25gb-s-sfp28-sr-transceiver-850nm-up-to-100m-2866>

[4] MTP to 4 LC breakout cable (Multimode)

<https://www.fs.com.sg/products/74297.html>

[5] PC: Motherboard ASUS Z170-K, 32 GB RAM, and 64-bit Windows7 OS




Figure 2-1 TOE25G-IP with CPU demo (FPGA<->PC) on Stratix10 GX




Figure 2-2 TOE25G-IP with CPU demo (FPGA<->PC) on Stratix10 MX

The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Turn off power switch and connect power supply to FPGA board.
- 2) Connect micro USB cable from FPGA board to PC for JTAG programming and JTAG UART.




Figure 2-3 Power connection and microUSB connection

- 3) Connect 25Gb Ethernet cable between FPGA board and PC. Insert QSFP28 to 4xSFP28 cable between FPGA board and PC. Use SFP28 no.1 to connect to QSFP28, connector on the right side, as shown in Figure 2-4

*Note: On Stratix10 MX board which has two QSFP28 connectors, use the right connector.*




Figure 2-4 25Gb Ethernet connection

- 4) Turn on power switch on FPGA board.
- 5) Open QuartusII Programmer to program FPGA through USB-1 by following step.
  - a. Click “Hardware Setup...” to select USB-BlasterII[USB-1].
  - b. Click “Auto Detect” and select FPGA number.
  - c. Select Stratix 10 device icon.
  - d. Click “Change File” button, select SOF file in pop-up window and click “open” button.
  - e. Check “program”.
  - f. Click “Start” button to program FPGA.
  - g. Wait until Progress status is equal to 100%.




Figure 2-5 FPGA Programmer

- 6) Open NiosII command shell.
  - a. Type "nios2-terminal" to run the console.

```
-----
Altera Nios2 Command Shell
Version 18.0, Build 219
-----
$ nios2-terminal
nios2-terminal: connected to hardware target using JTAG UART on cable
nios2-terminal: "USB-BlasterII [USB-1]", device 2, instance 0
nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)
```

Figure 2-6 Run NiosII terminal

- b. Input '0' to initialize TOE25G-IP in client mode (asking PC MAC address by sending ARP request).
- c. Default parameter in client mode is displayed on the console.

```
+++ TOE25GIP with CPU Demo [IPVer = 1.0] +++
Input mode : [0] Client [1] Server [2] Fixed MAC => 0
+++ Current Network Parameter +++
Window Update Gap = 0
Mode = CLIENT
FPGA MAC address = 0x000102030405
FPGA IP = 192.168.25.42
FPGA port number = 60000
Target IP = 192.168.25.25
Target port number = 60001
Press 'x' to skip parameter setting:
```

Figure 2-7 Message after system boot-up

If Ethernet connection has the problem and the status is linked down, the error message is displayed on the console instead of welcome message, as shown in Figure 2-8.

```
+++ TOE25GIP with CPU Demo [IPVer = 1.0] +++
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
WARNING: Link not connect!! Please check cable connection...
```

Figure 2-8 Error message when cable is linked down



- d. User enters 'x' to skip parameter setting for using default parameters to begin system initialization, as shown in Figure 2-9. If user enters other keys, the menu for changing parameter is displayed, similar to "Reset TCPIP parameters" menu. The example when running the main menu is described in "dg\_toe25gip\_cpu\_instruction" document.

```

Press 'x' to skip parameter setting [x]
IP initialization complete

--- TOE25G-IP menu ---
[0] : Display TCPIP parameters
[1] : Reset TCPIP parameters
[2] : Send Data Test <TOEIP -> Target>
[3] : Receive Data Test <Target -> TOEIP>
[4] : Full duplex Test <TOEIP <-> Target>
  
```

Main Menu

Reset by using default parameter

Figure 2-9 Initialization complete

*Note: Transfer performance in the demo is limited by Test PC performance in Test platform. The best performance can be achieved when the test is run by using FPGA-to-FPGA connection.*

### 3 Test environment setup when using two FPGAs

Before running the test, please prepare following test environment.

- Two FPGA development boards:  
Stratix10 GX (H-Tile) and Stratix10 MX development board
- 25Gb Ethernet cable:
  - 2xQSFP28 transceivers
  - MTP-to-MTP cable<https://www.fs.com/products/68017.html>
- Two micro USB cables, one cable for connecting one FPGA board to PC
- QuartusII Programmer for programming FPGA and NiosII command shell, installed on PC




Figure 3-1 TOE25G-IP with CPU demo (FPGA<->FPGA)

The step to setup test environment by using two FPGAs is described in more details as follows.

Follow step 1) – 5) of topic 2 (Test environment setup when using FPGA and PC) to prepare FPGA board.

- 1) Connect 25Gb Ethernet cable between two FPGA boards.

*Note: If using Stratix10 MX board, please use the right connector, as shown in Figure 2-4.*




Figure 3-2 QSFP28 transceiver connection

- 2) Connect micro USB cable of each FPGA board to PC. After that, PC detects two USB-Blaster cables as USB-1 and USB-2 from two USB connections with two FPGA boards. Follow step 5) of topic 2 (Test environment setup when using FPGA and PC) for FPGA configuration.




Figure 3-3 Two USB-Blaster cables when connecting two FPGA boards to PC

- 3) Open QuartusII Programmer to program FPGA board#1 by using USB-1 connection and then switch to program FPGA board#2 by using USB-2 connection.




Figure 3-4 Select USB-BlasterII

- 4) Open NiosII Command Shell.
  - a. Run nios2-terminal --cable 1 command for FPGA#1
  - b. Run nios2-terminal --cable 2 command for FPGA#2

Board#1 console	Board#2 console
<pre>Altera Nios2 Command Shell Version 18.0, Build 219  fpga@DGEPFGA2-PC /cygdrive/ a intelFPGA_pro/18.0 \$ nios2-terminal --cable 1 nios2-terminal: connected to hardware target us nios2-terminal: "USB-BlasterII [USB-1]", device nios2-terminal: &lt;Use the IDE stop button or Ctrl</pre>	<pre>Altera Nios2 Command Shell Version 18.0, Build 219  fpga@DGEPFGA2-PC /cygdrive/ b intelFPGA_pro/18.0 \$ nios2-terminal --cable 2 nios2-terminal: connected to hardware target us nios2-terminal: "USB-BlasterII [USB-2]", device nios2-terminal: &lt;Use the IDE stop button or Ctrl</pre>

Figure 3-5 Run NiosII terminal on two consoles

- 5) Set the input to the console. To initialize by Server-Client mode, run following steps.
  - a. Set '1' on console of FPGA board#1 for running Server mode.
  - b. Set '0' on console of FPGA board#2 for running Client mode.
  - c. Default parameters for Server or Client are displayed on the console, as shown in Figure 3-6.

Board#1 console	Board#2 console
<pre>+++ TOE25GIP with CPU Demo [IPVer = 1.0] +++ Input mode : [0] Client [1] Server [2] Fixed MAC =&gt; 1 +++ Current Network Parameter +++ Window Update Gap = 0 Mode = SERVER FPGA MAC address = 0x001122334455 FPGA IP = 192.168.25.25 FPGA port number = 60001 Target IP = 192.168.25.42 Target port number = 60000 Press 'x' to skip parameter setting:</pre>	<pre>+++ TOE25GIP with CPU Demo [IPVer = 1.0] +++ Input mode : [0] Client [1] Server [2] Fixed MAC =&gt; 0 +++ Current Network Parameter +++ Window Update Gap = 0 Mode = CLIENT FPGA MAC address = 0x000102030405 FPGA IP = 192.168.25.42 FPGA port number = 60000 Target IP = 192.168.25.25 Target port number = 60001 Press 'x' to skip parameter setting:</pre>

Figure 3-6 Input mode

- 6) Input 'x' to use default parameters or other keys to change parameters. The parameters of Server mode must be set before Client mode.
  - a. Set parameters on Server console.
  - b. Set parameters on Client console to start IP initialization by transferring ARP packet.
  - c. After finishing initialization process, "IP initialization complete" and main menu are displayed on Server console and Client console.




Figure 3-7 Main menu

## 4 Revision History

Revision	Date	Description
1.0	8-Sep-20	Initial release
1.1	4-Mar-21	Support S10MX board