PDF Download
1 Overview
2 Hardware
2.1 Ethernet Subsystem.
2.1.1 DG 10G25GEMAC-IP (RS-FEC Disabled)
2.1.2 DG 25GEMAC/PCS+RSFEC-IP (RS-FEC Enabled)
2.1.3 10G/25G Ethernet Subsystem.
2.1.4 Versal Multirate Ethernet MAC Subsystem.
2.2 UDP25G-IP
2.3 CPU and Peripherals
2.3.1 AsyncAxiReg
2.3.2 UserReg
3 CPU Firmware (FPGA)
3.1 Display Parameters
3.2 Reset Parameters
3.3 Send Data Test
3.4 Receive Data Test
3.5 Full Duplex Test
3.6 Function List in CPU Firmware
4 Test Software (PC)
5 Revision History
Return to Top
UDP25G-IP Reference Design Manual