
	View on Web Design Gateway Hot! News June 2024 (2)

Pushing the Limits of 200G for Multi DataStream with TOE200GADV-IP
Learn more about TOE200GADV-IP for Altera \| Learn more about TOE200GADV-IP for AMD

Introducing a breakthrough in high-speed data transfer using our new TOE200G Advanced IP core. This innovative IP core can achieve record-breaking TCP data transfer speeds exceeding 24 GB/s. Unlike traditional solutions that rely on CPUs and external memory, TOE200GADV-IP leverages pure hardwired logic and 200G Ethernet Hard IP on FPGA board. This eliminates bottlenecks and allows for unmatched TCP processing speed.

Learn more: YouTube Video | Technology Blog

Product Highlights

	Unmatched Speed With data transfer speeds exceeding 24GB/sec for FPGA-to-FPGA, The TOE200GADV-IP sets a new benchmark in Ethernet technology, making it ideal for applications requiring ultra-high bandwidth. While maintaining incredibly fast 16GB/sec for FPGA-to-PC transfer. Learn more: YouTube Video \| Technology Blog
Efficient Design TOE200G’s hardware-based architecture, utilizing pure hardwired logic on FPGA, ensures maximum efficiency and speed, eliminating common bottlenecks associated with CPU and memory reliance.	Mission critical Applications Perfect for demanding high data throughput such as data/video streaming, cloud computing, data centers, and high-performance computing.

Example 200G TCP Offload Applications

High bandwidth 8K Video streaming

8K@60fps raw video streaming requires 6GB/s bandwidth per 1 video stream. TOE200GADV-IP can accommodate 4 8K video stream transmission over 200G simultaneously. Ensures smooth and stable video transmission on cutting edge video display systems, like the MSG Sphere.

Design Gateway’s TOE200G-ADV IP Core key features

Pure hardwire logic, NO CPU and External Memory requires
Configurable TCP Buffer: 64KB to 1MB
Up to 4 TCP Sessions: for optimal TCP transmission speed with network infrastructure
Recoding breaking performance: Over 16GB/s for FPGA<->PC and Over 24GB/s for FPGA<>FPGA transfer
High performance processor interface: 1024bit AXI4-ST or Avalon-ST interface with 8-bit alignment
Optimal FPGA resource usages: Less than 50K ALMs for full configuration (1MB buffer & 4 TCP sessions)

Want to Experience the Difference?

Visit our Website or contact us directly for details, product demos, and how our TCP Offload solutions can enhance your cloud applications.

Design Gateway YouTube Channel

Design Gateway YouTube channel provides introductions and performance demos of ultra-fast network IPs, storage IPs, and security IPs. Subscribe to DG IP core YouTube channel
Design Gateway Company Introduction	Playlist Networking IP core series	Playlist Storage IP core series	Playlist Security IP core series