
	View on Web Design Gateway Hot! News April 2025

FPGA-based Cybersecurity solution with AES-GCM & TLS1.3

Learn more about CPU-less Security IP cores

Next-Gen FPGA Cybersecurity: AES-GCM & TLS 1.3 for High-Speed Secure Networking

In an era where data security and speed are paramount, especially from edge to cloud, Design Gateway presents a game-changing FPGA-based cybersecurity solution—optimized for high-throughput 10GbE and 25GbE environments. Our technology combines AES-GCM encryption and TLS 1.3 protocol into a seamless, high-performance hardware-based security framework.

Secure Protocols with TLS 1.3 Client on FPGA, Powered by AMD Kria™ KR260 for Edge-to-Cloud Security

Experience next-level embedded security with our TLS 1.3 Client IP core - a high-performance, hardware-accelerated engine that offloads cryptographic tasks from the CPU, ensuring fast and efficient secure communication for edge computing.

Seamlessly integrated with the AMD Kria™ KR260 Robotics Starter Kit, this solution delivers 10G Ethernet connectivity with minimal Linux application/library modifications. Designed for plug-and-play secure connectivity, it is ideal for Smart Factory, Industrial IoT, and Secure Robotics applications.

The Kria KR260 platform handles secure data transmission using TLS 1.3 Client IP via 10GbE Ethernet, connected through a network switch to cloud gateways. The included UART and 1GbE port offer additional monitoring and control capabilities — all in real time.

Hardware-Accelerated AES-GCM IP Core for 10G/25G Networks

Our AES256-GCM IP cores deliver authenticated encryption using the advanced Galois/Counter Mode (GCM), enabling:

Data rates up to 30.72 Gbps @ 240MHz
Support for both 10GbE and 25GbE networks
CPU offloading for optimized performance and reduced software overhead

Key Benefits of FPGA-based Cybersecurity Solution

Benefit	Description
Hardware-Based Security	Powered by FPGA acceleration for ultra-low latency and high-speed encryption.
CPU Offloading	Offloads compute-heavy security tasks from CPU, improving overall performance.
Cloud-Ready	Fully compatible with cloud infrastructures for seamless edge-to-cloud security.
No External Memory Needed	Simplifies system architecture and reduces BOM cost by eliminating external memory.

See It in Action

Watch our live demonstration of the TLS 1.3 Client IP on FPGA, showcasing real-time secure transmission in a practical edge-to-cloud scenario. Watch the Demo video

Ready to Secure Your FPGA System?

Whether you're developing the next-gen IoT platform, AI-powered edge device, or defense-grade secure communication, our AES-GCM and TLS 1.3 IP cores give you the performance and protection you need.

Learn more about CPU-less Security IP cores

Contact us for information and evaluation

Events

OPIE ’25 (OPTICS & PHOTONICS International Exhibition 2025)
Date : Apr 23-25, 2025 | Venue : Pacifico Yokohama, Japan Outline

Medtec Japan
Date : Apr 9-11, 2025 | Venue : Tokyo Big Sight, Japan Outline

Japan's largest IT / Digital Transformation (DX) show
Date : Apr 23-25, 2025 | Venue : Tokyo Big Sight, Japan Outline

2025 NAB Show
Date : Apr 5-9, 2025 | Venue : LAS VEGAS CONVENTION CENTER, LAS VEGAS, NV Outline

Hannover Messe 2025
Date : Apr 1-4, 2025 | Venue : Hannover Exhibition Center, Hanover, Germany Outline