View on Web Design Gateway Hot! News July 2023 |
|
[ N E W R E L E A S E ] CPU-less TLS1.3 Offload IP core Suitable for Mission-critical applications |
|
Learn more from Design Gateway website |
|
TLS1.3 IP (Transport Layer Security v1.3 IP) is the CPU-less & High-performance
TLS v1.3 protocol engine for FPGA Acceleration with no CPU and external
memory required. Providing maximum Gigabit Ethernet throughput for highly
secure data transmission over 1G/10G/25G/100G network. Protect your valuable
data from potential security breaches by using TLS secure transmission
now! Especially, in Industrial IoT & Automation, Aerospace & Defense
Applications. Our TLS 1.3 IP Core demo can successfully demonstrate very high throughput HTTPS Upload and Download with standard web server by pure hardware logic on FPGA. Check out our demo here. |
TLS 1.3 IP core performance
TLS 1.3 IP core can help free up CPU time for very intensive cryptographic computation and make CPU more available for high-level application processing. TLS 1.3 IP core can achieve TLS transmission performance of more than 90% of Gigabit Ethernet speed. Such performance impact will obviously be seen in very high-speed ethernet such as 10G, 25G and 100G. |
|
Applications for TLS 1.3 IP core
Mission-critical applications such as Industrial Automation, Aviation & Defense systems and Banking & Finance equipment are vulnerable to potential security breaches. Upgrading your FPGA based systems with TLS 1.3 IP Core to secure your valuable information and strengthen control over devices while still achieving very high networking performance. |
TLS IP core YouTube Videos |
Events |
TECHNO-FRONTIER 2023 Date : Jul 26-28, 2023 Venue : Tokyo Big Sight Outline SEMICON WEST 2023 Date : Jul 11-13, 2023 Venue : Moscone Center, San Francisco, CA Outline |
| DG | About Us | Privacy | Unsubscribe | Contact | (c) 2023 Design Gateway Co., Ltd. |