View on Web
Design Gateway Hot! News
February 2021
Minimum 3.2ns Super Low Latency Networking IP for Fintech

Design Gateway’s Low Latency Networking IP is designed from the ground up to achieve super low latency for TCP/UDP transmission over 10Gb network without CPU intervention. Especially for Quantitative Financial Technology (FinTech) Industry which requires lowest possible low latency. Our Solutions include both EMAC and Offload Engine IP. We provide IP cores together with customization services for application specific requirements.
Low Latency Networking IP for Xilinx Low Latency Networking IP for Intel

Super Low Latency
Our EMAC implements both MAC layer and PCS (Physical Coding Sublayer) to reduce latency and able to interface directly with both Xilinx and Intel 10Gb PHY IP. Our TCP an UDP Offload Engine IP is designed to handle TCP/UDP protocol stack without need CPU and optimize for super low latency and high throughput.
Minimum Latency 3.2 ns(Rx) / 6.4 ns(Tx)
* LL UDP10G IP

Design for FinTech Application
FinTech applications such as high-frequency trading (HFT), high speed trading (HST), Market Data Processing and Tick-to-Trade (T2T) systems requires both super low latency and very high message throughput to serve instant demand of market trading. We develop IP solutions to serve demand of FinTech Application.

New YouTube Video
Subscribe to DG IP core YouTube channel


raNVMe IP Data streaming Demo

Technical Updates
IP core Brochure
NVMe-IP seriesTOE-IP seriesUDP-IP series
AS-IP (Low latency networking IP / tCAM-IP/ SHA-256 IP)

Events
32th Manufacturing World Japan Date : Feb 3-5, 2021, Venue : Makuhari Messe, Japan
3rd Industrial AI/IoT Expo(AIoTex)
29th 3D & Virtual Reality Expo [IVR]
32th Design Engineering & Manufacturing Solutions Expo [DMS]
3rd Aerospace Technology & Components Expo [AeroTech]

CP+ Camera & Photo Imaging Show 2021
Date : Feb 25-28, 2021, Venue : Virtual Event Outline



| DG | About Us | Privacy | Unsubscribe/Address change | Contact |

(c) 2021 Design Gateway Co., Ltd.