
	View on Web Design Gateway Hot! News January 2022 (2)

Super Low Latency Networking IP for Fintech
with Practical Reference Designs to shorten develop time & cost

Design Gateway’s Low Latency Networking IP is designed from the ground up to achieve super low latency for TCP/UDP transmission over 10Gb network without CPU intervention. Especially for Quantitative Financial Technology (FinTech) Industry which requires lowest possible low latency. Our Solutions include both EMAC and Offload Engine IP. We provide IP cores together with customization services for application specific requirements.

Low Latency Networking IP for Xilinx	Low Latency Networking IP for Intel

Low Latency Reference Designs for Fintech Application


DG's Low latency IP demo together with Xilinx's open-source reference design, Accelerated Algorithmic Trading (AAT) is now available on Alveo U50 and U250 Card. Turnkey Accelerator system
AAT demo Reference Design	16 Sessions Demo
Ultra high-speed Fintech (AAT) demo reference design with DG LL EMAC IP core achieves more than 100ns latency reduction and functional compatible with Xilinx’s AAT demo. AAT demo Reference Design Document AAT Demo Instruction	The 16 sessions reference design is imple- mented to support demand for multi-session Market Data receiving from financial markets at lowest possible latency with LL UDP10GRx-IP, especially for HFT application. 16 Session Reference Design Document 16 Session Demo Instruction

New YouTube Videos -Turnkey Accelerator System

Design Gateway’s Low Latency Networking IP for Fintech can be evaluated on Turnkey Accelerator system.
Product Introduction [EP0]	System Setup & Validation [EP1]	DG LL 10G EMAC-IP with Xilinx’s AAT demo [EP2]	GZIP Compression demo [EP3] Gzip demo on Alveo

Blog Articles about Low Latency Networking IPs

Design Gateway's Technology Blog