View on Web
Design Gateway Hot! News
June 2023 (1)
[ N E W R E L E A S E ]
Highly optimized 25G EMAC/PCS + RS-FEC IP core
Achieving high & reliable data rate over 25G Ethernet

Learn more


The new release 25G EMAC IP Core with highly optimized Physical Coding Layer (PCS) and Reed Solomon Forward Error Correction (RS-FEC) for 25G Ethernet
The 25G EMAC/PCS + RS-FEC IP core provides a comprehensive implementation of the physical layer, including the Ethernet MAC layer, Physical Coding sublayer (PCS), and RS-FEC sublayer. The incorporation of RS-FEC in the system significantly enhances data reliability and connection stability, making it an ideal option for applications that prioritize data reliability.
The demo is ready available for IP core evaluation. This demo aims to provide a simple yet comprehensive demonstration of the capabilities of The 25G EMAC/PCS + RS-FEC IP, connected to the Xilinx Transceiver, which enables the physical and medium of the 25G Ethernet system. Learn more


KEY FEATURES
  • 25Gbps Ethernet MAC + PCS with RS-FEC
  • 64bit XGMII interface @ 390.625MHz
  • AXI4-stream for connecting with user logic & DG’s Network IP: TOE25G-IP & UDP25G-IP
  • Support mode:
    • Transmit packet length: 1 – 9014 bytes with zero-padding capability
    • Frame check sequence insertion detection and marking for received frames
    • Frame check sequence error detection and marking for received frames
  • Customization features upon request
  • Leading low resource usage & low latency
25GEMAC/PCS+RS-FEC IP YouTube Videos
Subscribe to DG IP core YouTube channel

[part1]
Enhancing Data Reliability in 25G Ethernet Systems with Reed Solomon Forward Error Correction

[part2]
25G Ethernet MAC IP Suite:
10G25G EMAC IP vs 25G EMAC/PCS + RS-FEC IP

[part3]
Ultra-Low Latency
25GEMAC/PCS + RS-FEC IP Demo
on Xilinx UltraScale+ FPGA

Read Blog Article

Read Blog Article

Read Blog Article
CPU less All Pure Hardware Logic TOE-IP & UDP-IP core series
TOE100G-IP TOE40G-IP TOE25G-IP TOE10G-IP TOE1G IP
TOE-IP for Intel | TOE-IP for Xilinx
UDP100G IP UDP25G IP UDP10G IP UDP1G IP
UDP-IP for Intel | UDP-IP for Xilinx
We are currently developing TOE200G-IP / UDP200G-IP!!
Events
IMAGE SENSING SHOW 2023
Date : Jun 14-16, 2023 Venue : Pacifico Yokohama, Japan Outline
Interop Tokyo 2023
Date : Jun 14-16, 2023 Venue : MAKUHARI MESSE, Japan Outline
Manufacturing World 2023 AIoTex (Industrial AI/IoT Expo Expo)
Date : Jun 21-23, 2023 Venue : Tokyo Big Sight, Japan Outline
NEPCON THAILAND 2023
Date : Jun 21-24, 2023 Venue : BITEC, BANGKOK Outline


| DG | About Us | Privacy | Unsubscribe | Contact |

(c) 2023 Design Gateway Co., Ltd.