UDP40G/10G/1G IP core is the epochal solution implemented without CPU. This IP core is suitable for network application. This IP product includes
reference design for Intel® FPGA. It helps you to reduce development
time.
DesignGateway provide demo file for Intel® FPGA boards. You can evaluate
UDP10G-IP core on real board before purchasing.
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
Document name | UDP40G/10G/1G-IP | |
UDP-IP core Presentation | Rev1.0AE | |
DG EMAC-IP Presentation (for UDP10G-IP) | Rev1.0AE | |
![]() |
![]() IP core Introduction |
![]() Reference Design Introduction |
Document Name | UDP40G-IP | UDP10G-IP | UDP1G-IP |
Datasheet | Rev1.1 | Rev1.2 | Rev1.5 |
Reference Design Document | Rev1.0 | Rev1.3 | Rev1.2 |
Demo Instruction Document | Rev1.0 | Rev1.3 | Rev2.0 |
FPGA Setup Document | - | Rev3.1 | Rev2.0 |
Evaluation sof file & Apps for PC Get Password | Arria® 10 GX | Arria® 10 SX Arria® 10 GX |
Arria 10 GX Arria 10 SX Arria V GX Cyclone V E |
![]() |
![]() |
||
10GEMAC-IP Datasheet | - | Rev1.0 | - |
Loopback Reference Design Document | Rev1.0 | ||
Loopback Demo Instruction Document | Rev1.0 | ||
Evaluation sof file & Apps for PC Get Password | Cyclone® 10 GX |
DG 10GbE MAC core implements the MAC layer for UDP10G-IP core and fully
compatible with Intel MAC. It has many advantages.
|
![]() |
DG 10GEMAC-IP | Intel 10GEMAC | |
Tx latency (clk freq.=156.25MHz) | 19.2ns (3clk) | 76.8ns (12clk) |
Rx latency (clk freq.=156.25MHz) | 44.8ns (7clk) | 83.2ns (13clk) |
ALMs | 1362 | 1617 |
Registers | 1259 | 3015 |
Block Memory | 0 | 2320 |