本文へスキップ

The Expert of IP Core & Embedded

TOE-IP core SeriesAll pure hardware logic without CPU

TOE-IP

TCP Offloading Engine IP core (TOE100G/40G/25G/10G/1G-IP) is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE100G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management. This IP product includes reference design for Xilinx FPGA. It helps you to reduce development time.
DesignGateway provide free demo file for Xilinx FPGA boards. You can evaluate TOE-IP on real board before purchasing.

Features

  • All pure hardware TCP/IP protocol stack
  • Support IPv4 protocol
  • Support one port connection (Support Multi-session by implementing multiple cores)
  • Supports Full Duplex communication
  • Support both Server and Client mode (Passive/Active open and close)
  • Support Jumbo frame
  • Simple data & control interface
  • AXI4 stream interface with Xilinx Ethernet MAC
  • Super low-latency DG 10G EMAC-IP for TOE10G-IP core (Option) Learn more
  • Provide free evaluation bit file for FPGA Development Kits (1 hour time limited)
    Register and get password
  • Reference design is included in IP core product

Block diagram


TOE-100G-IP

TOE40G-IP
* Click to show more detail

TOE25G-IP
* Click to show more detail

TOE10G-IP
* Click to show more detail

TOE1G-IP
* Click to show more detail

Document & Demo bit file download

Technical document update information

Sales Materials

Document name Update (Revision)
DG IP cores Brochure Rev2.6EX
TOE-IP core series Presentation Rev2.0XE
10G25GEMAC-IP for TOE25G/10G-IP Presentation Rev1.0

YouTube & Blogs

IP core TOE100G-IP TOE40G-IP TOE25G-IP TOE10G-IP 10G25GEMAC-IP
Introduction Video - -
Blogs Applications that can be realized with TOE100G-IP
Digikey Article Library Digikey Article Library: Xilinx KCU116: The Cost-Effective 100 Gbps Network & Storage FPGA Development Platform

Technical Documents & Free Evaluation file

Devices Alvero U250, Kintex UltraScale+ KCU116
IP core & Option Datasheet Reference Design Document Demo Instruction Document FPGA Board Setup Free Evaluation demo file ask password
TOE100G-IPTOE100G-IP Rev1.1 Rev1.0 Rev1.0 Rev2.0 U250
KCU116
Silicom
KU15P
Devices Kintex Ultrascale KCU105, Zynq Ultrascale+ ZCU102 / ZCU106
TOE40G-IPTOE40G-IP Rev1.2 Rev1.0 Rev1.2 - KCU105ZCU102
ZCU106
Devices Virtex UltraScale+ VCU118, Kintex UltraScale+ KCU116
TOE25G-IPTOE25G-IP Rev1.2 Rev1.2 Rev1.1 Rev2.0 VCU118
KCU116
10G25G EMAC-IP Rev1.3
FTP Server demo with NVMe-IP & exFAT-IP Rev1.0 Rev1.0 Rev1.0 KCU116
Devices Zynq UltraScale+ ZCU106/ZCU102, Virtex UltraScale+ VCU118
Kintex UltraScale KCU105

IP core & Option Datasheet Reference Design Document Demo Instruction Document FPGA Board Setup Free Evaluation demo file ask password
TOE10G-IPTOE10G-IP Rev1.14 Rev1.4 Rev2.1 Rev3.0 ZCU106
ZCU102
VCU118
KCU105
ZC706
VC707/KC705 Half DuplexRev1.0
Full DuplexRev1.0
Half DuplexRev1.2
Full DuplexRev1.1
VC707
KC705
10G25G EMAC-IP Rev1.3
FTP Server demo with NVMe-IP & exFAT-IP Rev1.1 Rev2.0 Rev2.0 ZCU106
KCU105
Multi Session Rev1.0 Rev1.0 ZC706
KC705
VC707
Devices Zynq-7000 ZC706, Virtex-7 VC707, Kintex-7 KC705, Artix-7 AC701
TOE1G-IPTOE1G-IP Rev2.9 Rev1.1 Rev2.0 Rev3.0 KC705
AC701
Multi Session Rev1.0 Rev1.0 KC705
2 port demo Rev1.3 Rev1.2 ZC706
KC705
AC701
FTP server demo with SATA-IP Rev1.1 Rev1.1 ZC706
KC705

Performance

TOE100G-IP achieves 12GB/sec with Xilinx KCU116 and Alveo U250. The performance demo on Youtube Watch
TOE100G-IP Performance Demo : Picture Story Blog





Super low-latency DG 10G25G EMAC IP core

DG 10G25GEMAC core implements the MAC layer for TOE10G-IP core and highly compatible with Xilinx MAC. It has many advantages.

  • Super low-latency, Tx=19.2nsec, Rx=44.8nsec.
  • Minimized resource usage, 1/2 of Xilinx MAC core.
  • Very low price, 1/5 of Xilinx MAC core.

DG 10G25GEMAC-IP Xilinx 10GEMAC
Tx latency (clk freq.=156.25MHz) 19.2ns (3clk) 19.2ns (3clk)
Rx latency (clk freq.=156.25MHz) 44.8ns (7clk) 115.2ns (18clk)
CLB LUTs 1873 3498
CLB Registers 1072 3291
CLB 326 694

Application Examples

TOE100G-IP is the best solution for the system which has to process big data with minimum time.
  • Multi-channel HD video streaming
  • Autonomous driving development system which consist of multi channel of Camera, Lidar, Radar and sensors
  • Medical scanners such as MRI and PET scan

TOE100G-IP introduction & Application example video clip on YouTube. Watch
TOE100G-IP & Suitable applications : Picture Story Blog


Alliance Partner


Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/13 Amornpan 205 Tower1, 11th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND