Next-Generation Network Offload Engine IP Cores for Agilex 5 E-Series
Unlocking High-Performance Edge Networking with Zero-Cost Ethernet Hard IP
As high-speed applications become more demanding, traditional CPUs struggle to keep up with the data deluge. Enter the Agilex™ 5 E-Series FPGA from Altera®, now supercharged with Design Gateway’s TOE10G-IP and UDP10G-IP—a next-generation solution designed to meet the rigorous demands of ultra-low-latency, high-throughput networking.
🧠 Why Offload Protocols to FPGA?
In today’s data-driven world, applications such as AI computing, 8K video transmission, cloud services, and real-time data streaming demand 10Gbps+ network performance. But relying solely on the CPU to handle protocol processing (TCP or UDP) results in bottlenecks—slashing throughput and increasing latency.
✅ The solution? Full hardware offloading.
Our TOE10G-IP (TCP/IP Offload Engine) and UDP10G-IP are designed to offload all protocol handling directly to FPGA hardware, drastically reducing CPU load while maximizing network efficiency.

🚫 CPU Overload, Limited Throughput
At 10Gbps Ethernet speed, protocol processing by the CPU leads to high system load and throughput bottlenecks—resulting in only ~3Gbps performance. Upgrade your architecture to eliminate inefficiencies in real-time data communication.

✅ Maximum Throughput, Minimum CPU Load
Achieve full 10Gbps throughput with Design Gateway’s TOE/UDP Offload Engine IP on Agilex 5 FPGA. Reduce CPU workload, enhance system performance, and accelerate time-critical applications with seamless protocol offloading.
⚙️ Key Features & Benefits
- ✅ Full Hardware-Based TCP & UDP Protocol Offloading No CPU intervention needed—enabling real-time, deterministic networking performance.
- 💡 Zero-Cost EMAC Hard IP Leveraging Agilex 5’s built-in EMAC saves FPGA resources and boosts system performance.
- 🚀 10G/25G Ethernet Ready Future-proof your design with support for ultra-high-speed data transfer.
- 🔧 Complete Reference Design Available Tested and verified with the Agilex 5 E-Series Development Kit, accelerating your time-to-market.
⚙️ Technology in Action: Demo on Agilex 5 Sulfur
We showcase a live demo using the Agilex 5 Sulfur Development Kit, offloading both sending and receiving 4GB of data via UDP at full 10Gbps.
The result? Maximum throughput, reliable transmission, and minimized CPU intervention.

🎥 Watch the Live Demo Video
Experience how 10Gbps throughput is achieved with real-world FPGA setup, sending and receiving UDP packets with zero CPU overload. 📺 Watch now.
🧪 Ideal For:
- Financial trading systems needing sub-microsecond latency
- High-speed storage networking & NVMe over Fabrics
- Real-time edge AI deployment
- Autonomous systems and defense-grade applications
🔗 Ready to Supercharge Your Network System?
Visit the product page to learn more and request evaluation:
Let your CPU breathe—offload smart, compute faster.
✅ Follow Design Gateway for cutting-edge updates in FPGA IP cores and high-speed system solutions.
📩 Questions or demo requests? DM us or contact.