tCAM IP core400 MSPS by constant latency at 7 clock cycles
Features┃Block diagram┃Document Download┃Applications
tCAM-IP is a high performance, extremely low latency and highly configurable ternary
content-addressable memory IP. tCAM-IP can make deterministic search at
400MSPS continuously speed with constant latency at 7 clock cycles. It can achieve matching/filtering performance at 400,000,000 packets
per second over 40G/100G Ethernet. It is ideal for variant applications
such as network packet filtering/forwarding, intelligent switch/router,
deep packet inspection and network security application. We can provide
tCAM-IP custom reference design together with TOE-IP, UDP-IP, EMAC-IP based on customer requirements. Contact Us
Please receive technical document update from DG News Letter. Subscribe to DG News
Technical document update page
For more detail, please Contact Us
tCAM-IP is a high performance, extremely low latency and highly configurable ternary
content-addressable memory IP. tCAM-IP can make deterministic search at
400MSPS continuously speed with constant latency at 7 clock cycles. It can achieve matching/filtering performance at 400,000,000 packets
per second over 40G/100G Ethernet. It is ideal for variant applications
such as network packet filtering/forwarding, intelligent switch/router,
deep packet inspection and network security application. We can provide
tCAM-IP custom reference design together with TOE-IP, UDP-IP, EMAC-IP based on customer requirements. Contact UsFeatures
|
 tCAM-IP performance demo is available on Agilex™ 7 I-series |
YouTube Video |
|
 tCAM-IP introduction |
Block Diagram
 |
 Example Block Diagram for Network switching & filtering application |
Document & Demo file download
Please receive technical document update from DG News Letter. Subscribe to DG News Technical document update page| Document name | tCAM-IP | |
| Sales Document (Agilex™ 7 I-series) | 2023Q3 | |
| Presentation | Rev1.0AE | |
Introduction Video  |
|
|
Technical Documents & Free Evaluation files
| Document Name | Altera (Intel) | |
| Datasheet | Rev1.03 | |
| Reference Design Document | ||
| Demo Instruction Document | Arria10 SX | Stratix 10 MX | |
| Free Evaluation Demo file | Arria 10 SX | Stratix 10 MX | |
| tCAM-IP performance demo on Arria 10 SX |
 |
|
| 資料 | Arria10 SX, Stratix 10 MX | Agilex™ 7 I-series |
| Reference design by Search Replace function | Rev1.02 | Rev1.00 |
| Search Replace Demo Instruction | Arria10 SX Stratix 10 MX |
Agilex™ 7 I-series |
| Free Evaluation Demo file | Arria 10 SX Stratix 10 MX |
Agilex™ 7 I-series |
Alliance Partner
Design Gateway Co., Ltd.
Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/26 Amornpan 205 Tower1, 18th floor, Ratchadapisek7 (Nathong) Alley,
Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND
AI Lab
Faculty of Engineering, Chulalongkorn University, 12th floor, Engineering
4 Building (Charoenvidsavakham), Phayathai Rd., Wang Mai, Pathumwan, Bangkok,
10330 THAILAND
