本文へスキップ

The Expert of IP Core & Embedded

|

CPU-less QUIC Offload IP core for FPGA Acceleration

Features┃Advantage┃Document Download┃Performance Comparison┃Applications
QUIC-IP

QUIC IP Core is engineered from the ground up to simplify the QUIC protocol with TLS 1.3 security into pure hardware logic for FPGA-based applications. This IP core fully offloads the CPU from handling TLS 1.3 handshakes, encrypting/decrypting payload data, and managing both QUIC and UDP/IP layers within Single IP Core. Get ready to leverage the next generation of network protocols with the QUIC10GC-IP core today!

In today’s digital landscape, traditional TCP/IP protocols struggle with head-of-line blocking, causing data delays and inefficiencies. Our QUIC10GC IP Core overcomes these challenges by leveraging the QUIC protocol, ensuring uninterrupted data transmission and enhanced network efficiency. It handles security tasks, congestion control, and data recovery without needing a CPU, maintaining high throughput. QUIC10GC IP is the ideal solution for creating a seamless, secure, and high-performance network. Experience the future of your networking applications with QUIC10GC IP, where speed, security, and reliability converge.

Features

  • 10Gbps QUIC engine conforming to RFC9000
  • Supports the Client-side QUIC operation
  • Supports TLS1.3 cipher suite:
    • TLS_AES_128_GCM_SHA256
    • Key exchange: X25519
    • Derive key: HKDF with SHA256
    • Encryption/decryption: AES128GCM
  • Signature algorithm:
    • rsa_pss_rsae_sha256 with 2048-bit RSA public key
    • ecdsa_secp256r1_sha256
  • Supports multiple streams compliant with the QUIC standard
  • Supports 0-RTT (Zero Round-Trip Time) session resumption Video
  • Includes integrated UDP/IP and ARP protocol controllers
  • Requires an IP core clock frequency of 200 MHz as a minimum recommended frequency
  • Supports unaligned AXI4 protocol for user data interface
  • Utilizes a ring buffer technique for user memory management interface
  • Supports 32-bit MAC interface using AXI4-Stream protocol, operating at 322.266 MHz
  • Customized service options:contact us
    • Increase the number of supported streams
    • Increase user buffer size
    • Extend certificate size
  • Listed in the AMD Adaptive Computing Partner Solutions

Block diagram

QUIC IP Block Diagram
* Click to show more detail

Introduction Video


Enhancing Internet Performance & Security with QUIC10GC-IP

Read Blog Article

QUIC Protocol Advantage

QUIC Protocol Advantage QUIC Protocol Advantage

Improved Congestion Control

QUIC uses more sophisticated algorithms to manage data flow and avoid network congestion, solving the head-of-line blocking issue, and leading to faster and more reliable data transfer, particularly in situations with packet loss.

Reduce Round Trip Time

QUIC can establish a connection with just one round trip, significantly reducing latency during the initial connection. For reconnections, it also supports 0-RTT resumption, enabling even faster reconnection.

Enhance Security

While TCP relies on a separate TLS layer for encryption, QUIC integrates security directly into its design. This simplifies the process and potentially offers improved security by encrypting the entire data packet, including headers.

Document download

Technical document update page

Technical Documents

Support Devices Zynq UltraScale+ ZCU106, Kintex Ultrascale+ KCU116 | for other device, please contact us
IP core Datasheet Reference Design Document Demo Instruction Document Free Evaluation demo file
QUIC Client 10G IP
(QUIC10GC-IP)		 Rev1.02 Rev1.03 Rev1.02 ZCU106
KR260
QUIC Server 10G IP
(QUIC10GS-IP)		 Rev1.00 Rev1.00 Rev1.00 KCU116

Performance Comparison

CPU-less QUIC-IP maintains an overwhelming throughput up to 400 times greater than conventional TCP/IP protocols and common software-based QUIC (such as MsQuic) in high-speed, lossy network environments and in congested networks prone to out-of-order packets.

Real-time video Edge Computing:
Throughput Efficiency in Full-Duplex Mode (%)		 Real-time video Edge Computing:
Throughput Under Out-of-Order Conditions (Gbps)
Both software-based TCP and QUIC suffer severe performance degradation with as little as 1-2% packet loss, while QUIC-IP sustains 80% throughput even under 10% packet loss.
Read Blog Article		 Under out-of-order conditions where packets arrive out of sequence, software-based QUIC suffers significant performance degradation due to high CPU load. In contrast, QUIC-IP consistently delivers over 8 Gbps regardless of network conditions.
Read Blog Article

Free Bit file for evaluation

Free evaluation demo is available on AMD FPGA boards. Download

Performance Demo Video:

Application example

Autonomous Drone and Vehicle Control over 5G/6G Networks:
High-speed, real-time data transmission is essential for precise drone or vehicle operation. QUIC ensures reliable communication, even in areas with high network instability, making it ideal for this application.
Telemedicine and Remote Surgery:
In scenarios like remote surgeries, low latency and high reliability are vital to ensure patient safety. QUIC’s reduced latency and robust performance make it a superior choice for transmitting critical medical data seamlessly.
Real-time video Edge Computing: Real-time video Edge Computing:
QUIC10GC-IP is utilized within an edge device responsible for capturing real-time video and transmitting it over the network to a server for analysis. This scenario underscores the importance of secure data transmission, particularly when handling sensitive information.
About price and licence of the IP core, please contact Design Gateway.


Alliance Partner




Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN

R&D
89/26 Amornpan 205 Tower1, 18th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND

AI Lab
Faculty of Engineering, Chulalongkorn University, 12th floor, Engineering 4 Building (Charoenvidsavakham), Phayathai Rd., Wang Mai, Pathumwan, Bangkok, 10330 THAILAND