本文へスキップ

The Expert of IP Core & Embedded

┃

Technical & Marketing Document Updates

NVMeTCP-IP ┃NVMe-IP ┃SATA-IP┃TOE-IP┃UDP-IP┃LL Networiking IP┃Security IP┃IPLock┃Turnkey System

※日本語資料のアップデート情報はこちらから (for Japanese)

IP core Brochure

Intel Gigabit IP core series Brochure for Intel Rev2023Q4 2023.11
Intel Gigabit IP core series Brochure Rev2.8EA 2022.11
Xilinx Gigabit IP core series Brochure Rev2.6EX 2020.10

DG IP Catalog for Vivado

Xilinx Vivado Design Gateway IP Catalog XML file (2021.12) 2021.12

NVMeTCP-IP

Common NVMeTCP25G IP Demo Instruction Document Rev1.0 - New 2022.3
Common NVMeTCP10G IP Demo Instruction Document Rev1.1 - Updated 2022.3
Intel NVMeTCP25G IP Datasheet Rev1.0 - New 2022.8
Intel NVMeTCP25G IP Reference Design Document Rev1.0 - New 2022.8
Intel NVMeTCP25G IP demo FPGA board Setup Rev1.0 - New 2022.8
Intel NVMeTCP10G IP Datasheet Rev1.0 - New 2022.3
Intel NVMeTCP10G IP Reference Design Document Rev1.0 - New 2022.3
Intel NVMeTCP10G IP demo FPGA board Setup Rev1.0 - New 2022.3
Xilinx NVMeTCP25G IP on Alveo Reference Design Document Rev1.0 - New 2023.3
Xilinx NVMeTCP25G IP Datasheet Rev1.2 - Updated 2023.2
Xilinx NVMeTCP25G IP on Alveo Demo Instruction Rev1.0 - New 2023.2
Xilinx NVMeTCP25G IP Reference Design Document Rev1.0 - New 2022.3
Xilinx NVMeTCP25G IP demo FPGA board Setup Rev1.0 - New 2022.3
Xilinx NVMeTCP10G IP Datasheet Rev1.1 - Updated 2022.3
Xilinx NVMeTCP10G IP Reference Design Document Rev1.1 - Updated 2022.3
Xilinx NVMeTCP10G IP demo FPGA board Setup Rev1.1 - Updated 2022.3

NVMe-IP

NVMeG4-IP | NVMeG3-IP | rmNVMe-IP | muNVMe-IP | raNVMe-IP
Common FAT32 IP for NVMe-IP (Gen4) Demo Instruction Document Rev1.0 - New 2023.11
Common NVMe IP (Gen4) Demo Instruction Document Rev1.6 - Updated 2023.7
Common FAT32 IP for NVMe-IP Demo Instruction Document Rev1.2 - Updated 2023.7
Common NVMe IP series Serection Guide Rev1.0E - New 2022.1
Common NVMe IP (Gen4) 4ch RAID0 Demo Instruction Document Rev1.1 - Updated 2021.9
Common NVMe IP Demo Instruction Document Rev4.3 - Updated 2021.6
Common NVMe IP 2ch RAID0 Demo Instruction Document Rev2.1 - Updated 2021.3
Intel NVMe IP Datasheet Rev3.5 - Updated 2023.10
Intel NVMe IP Reference Design Document Rev3.4 - Updated 2023.10
Intel NVMe IP (Gen5) 4ch RAID0 Reference Design Document for Agilex I Rev1.0 - New 2023.10
Intel NVMe IP (Gen5) 4ch RAID0 Demo Instruction Document for Agilex I Rev1.0 - New 2023.10
Intel NVMe IP FPGA board Setup for Gen5 demo Rev1.2 - Updated 2023.10
Intel NVMe IP (Gen5) 2ch RAID0 Reference Design Document for Agilex I Rev1.0 - New 2023.7
Intel NVMe IP (Gen5) 2ch RAID0 Demo Instruction Document for Agilex I Rev1.0 - New 2023.7
Intel NVMe IP for Agilex I (Gen5) Datasheet Rev1.0 - New 2023.5
Intel NVMe IP for Gen5 Reference Design Document Rev1.0 - New 2023.5
Intel NVMe IP for Gen5 Demo Instruction Document Rev1.0 - New 2023.5
Intel NVMe-IP series Presentation Rev2.3 - Updated 2022.10
Intel NVMe IP for Agilex F Datasheet Rev2.0 - Updated 2022.9
Intel NVMe IP for Agilex F Reference Design Document Rev2.0 - Updated 2022.9
Intel NVMe IP Demo Instruction Document for Agilex F Rev2.0 - Updated 2022.9
Intel NVMe IP 4ch RAID0 Reference Design Document for Agilex F Rev1.1 - Updated 2021.9
Intel NVMe-IP 4ch RAID0 demo FPGA board Setup Rev1.0 - New 2021.6
Intel NVMe IP demo FPGA board Setup Rev4.2 - Updated 2021.6
Intel NVMe IP exFAT Datasheet Rev1.3 - Updated 2020.12
Intel PCIe Switch NVMe IP Datasheet Rev1.2 - Updated 2020.10
Intel NVMe IP for Stratix 10 Datasheet Rev1.0 - New 2020.10
Intel NVMe IP for Stratix 10 Reference Design Document Rev1.0 - New 2020.10
Intel NVMe IP exFAT Demo Instruction Document Rev1.3 - Updated 2020.4
Intel PCIe Switch NVMe IP Reference Design Document Rev1.1 - Updated 2020.2
Intel PCIe Switch NVMe IP Demo Instruction Document Rev1.1 - Updated 2020.2
Xilinx FAT32 IP for NVMe-IP (Gen4) Datasheet Rev1.0 - New 2023.11
Xilinx FAT32 IP for NVMe-IP (Gen4) Reference Design Document Rev1.0 - New 2023.11
Xilinx FAT32 IP for NVMe-IP Reference Design Document Rev1.2 - Updated 2023.7
Xilinx FAT32 IP for NVMe-IP Demo Instruction Document Rev1.2 - Updated 2023.7
Xilinx FAT32 IP for NVMe-IP Datasheet Rev2.0 - Updated 2023.6
Xilinx NVMe IP Datasheet Rev3.9 - Updated 2023.6
Xilinx NVMe IP Reference Design Document Rev3.10 - Updated 2023.6
Xilinx NVMe IP demo FPGA board Setup Rev4.7 - Updated 2023.5
Xilinx NVMe-IP core series Presentation Rev2.4 - Updated 2022.10
Xilinx NVMe IP (Gen4) Datasheet Rev1.1 - Updated 2022.8
Xilinx NVMe IP (Gen4) Reference Design Document Rev1.1 - Updated 2022.8
Xilinx NVMe IP (Gen4) 2ch RAID0 Reference Design Document Rev1.0 - New 2022.8
Xilinx NVMe IP (Gen4) 2ch RAID0 Demo Instruction Document Rev1.2 - Updated 2022.8
Xilinx NVMe IP 2ch RAID demo FPGA board Setup Rev2.2 - Updated 2022.8
Xilinx NVMe IP DDR Demo Instruction Document Rev1.2 - Updated 2022.8
Xilinx NVMe IP DDR Reference Design Document Rev1.3 - Updated 2022.7
Xilinx NVMe IP exFAT Datasheet Rev1.6 - Updated 2022.3
Xilinx NVMe IP exFAT Reference Design Document Rev1.5 - Updated 2022.3
Xilinx NVMe IP exFAT Demo Instruction Document Rev2.1 - Updated 2022.3
Xilinx FTP 10G Server Demo Reference Design Document Rev1.2 - Updated 2022.3
Xilinx FTP 10G Server Demo Instruction Document Rev2.0 - Updated 2020.7
Xilinx FTP 10G Server demo FPGA board Setup Rev2.1 - Updated 2022.3
Xilinx NVMe IP 2ch RAID0 Reference Design Document Rev1.4 - Updated 2021.7
Xilinx NVMe IP 2ch RAID0 Demo Instruction Document Rev2.1 - Updated 2021.3
Xilinx PCIe Switch NVMe IP Datasheet Rev1.2 - Updated 2020.10
Xilinx FTP 25G Server Demo Reference Design Document Rev1.0 - New 2020.10
Xilinx FTP 25G Server demo Instruction Document Rev1.0 - New 2020.10
Xilinx FTP 25G Server demo FPGA board Setup Rev1.0 - New 2020.10
Xilinx NVMe IP 4ch RAID0 Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMe IP PCIe Switch Demo Instruction Document Rev1.2 - Updated 2020.4
Xilinx PCIe Switch NVMe IP Reference Design Document Rev1.1 - Updated 2020.2

NVMeG4-IP

Xilinx NVMeG4 IP Datasheet Rev2.0 - Updated 2023.7
Xilinx NVMeG4 IP Reference Design Document Rev1.3 - Updated 2023.7
Xilinx NVMeG4 IP Demo Instruction Document Rev1.6 - Updated 2023.7
Xilinx NVMe IP demo FPGA board Setup Rev4.8 - Updated 2023.7
Xilinx NVMe-IP core series Presentation Rev2.4 - Updated 2022.10
Xilinx NVMeG4 IP 2ch RAID0 Demo Instruction Document Rev1.2 - Updated 2022.8
Xilinx NVMe IP 2ch RAID demo FPGA board Setup Rev2.2 - Updated 2022.8
Xilinx NVMeG4 IP 2ch RAID0 Reference Design Document Rev1.1 - Updated 2021.7

NVMeG3-IP

Common NVMe IP Demo Instruction Document Rev4.3 - Updated 2021.6
Intel NVMe-IP series Presentation Rev2.3 - Updated 2022.10
Intel NVMe IP demo FPGA board Setup Rev4.2 - Updated 2021.6
Intel NVMeG3 IP Datasheet Rev1.1 - Updated 2020.10
Intel NVMeG3 IP Reference Design Document Rev1.0 - New 2020.4
Intel NVMeG3-IP / NVMe-IP Presentation Rev2.0 2020.4
Xilinx NVMeG3 IP Datasheet Rev1.5 - Updated 2023.6
Xilinx NVMeG3 IP Reference Design Document Rev1.3 - Updated 2023.6
Xilinx NVMe IP demo FPGA board Setup Rev4.7 - Updated 2023.5
Xilinx NVMe-IP core series Presentation Rev2.4 - Updated 2022.10
Xilinx NVMeG3 IP 4ch RAID0 Demo Instruction Document Rev1.1 - Updated 2020.4
Xilinx NVMeG3 IP 2ch RAID0 Reference Design Document Rev1.0 - New 2020.3
Xilinx NVMeG3 IP 2ch RAID0 Demo Instruction Document Rev1.0 - New 2020.3
Xilinx NVMeG3 IP 4ch RAID0 Reference Design Document Rev1.0 - New 2020.3

rmNVMe-IP

Intel rmNVMe IP (Gen5) Datasheet Rev1.0 - New 2023.8
Intel rmNVMe IP (Gen5) Reference Design Document Rev1.0 - New 2023.8
Intel rmNVMe IP (Gen5) Demo Instruction Document Rev1.0 - New 2023.8
Intel rmNVMe IP (Gen4) Datasheet Rev1.0 - New 2023.6
Intel rmNVMe IP (Gen4) Reference Design Document Rev1.0 - New 2023.6
Intel rmNVMe IP (Gen4) Demo Instruction Document Rev1.1 - Updated 2023.6
Xilinx rmNVMe IP (Gen4) Demo Instruction Document Rev1.1 - Updated 2023.6
Xilinx NVMe IP demo FPGA board Setup Rev4.7 - Updated 2023.5
Xilinx rmNVMe IP (Gen4) Datasheet Rev1.0 - New 2023.2
Xilinx rmNVMe IP Reference Design Document Rev1.0 - New 2023.2

muNVMe-IP

Intel muNVMe IP (Gen3) Demo Instruction Document Rev2.0 - Updated 2023.11
Intel muNVMe IP (Gen3) Datasheet Rev1.0 - New 2023.11
Intel muNVMe IP (Gen3) Reference Design Document Rev1.1 - New 2023.11
Intel muNVMe IP Demo Instruction Document Rev1.1 - Updated 2023.1
Intel muNVMe IP (Gen4) Reference Design Document Rev1.1 - Updated 2022.12
Intel muNVMe IP (Gen4) Datasheet Rev1.0 - New 2022.10
Xilinx muNVMe IP (Gen4) Reference Design Document Rev1.0 - New 2023.6
Xilinx muNVMe IP (Gen4) Demo Instruction Document Rev1.0 - New 2023.6
Xilinx NVMe IP demo FPGA board Setup Rev4.7 - Updated 2023.5
Xilinx muNVMe IP (Gen4) Datasheet Rev1.0 - New 2023.1
Xilinx muNVMe IP 2ch RAID0 Reference Design Document Rev1.0 - New 2022.8
Xilinx muNVMe IP 2ch RAID0 Demo Instruction Document Rev1.0 - New 2022.8
Xilinx muNVMe IP (Gen3) Datasheet Rev1.0 - New 2022.6
Xilinx muNVMe IP (Gen3) Reference Design Document Rev1.0 - New 2022.6

raNVMe-IP

Common raNVMe IP (Gen4) Demo Instruction Document Rev1.0 - New 2023.1
Common raNVMe IP Demo Instruction Document Rev1.4 - Updated 2022.11
Common raNVMe IP Multi-User Demo Instruction Document Rev1.1 - Updated 2022.5
Common raNVMe IP Data Stream Demo Instruction Document Rev1.1 - Updated 2021.1
Intel raNVMe IP Datasheet Rev1.1 - New 2022.5
Intel raNVMe IP Multi-User Demo Reference Design Document Rev1.1 - Updated 2022.5
Intel raNVMe IP Data Stream Demo Reference Design Document Rev1.0 - New 2021.3
Intel raNVMe IP Reference Design Document Rev1.0 - New 2020.10
Intel raNVMe-IP Presentation Rev1.0AE - New 2020.8
Xilinx NVMe IP demo FPGA board Setup Rev4.7 - Updated 2023.5
Xilinx raNVMe IP (Gen4) Datasheet Rev1.0 - New 2023.1
Xilinx raNVMe IP (Gen4) Reference Design Document Rev1.0 - New 2023.1
Xilinx raNVMe IP Datasheet Rev2.0 - Updated 2022.11
Xilinx raNVMe IP Reference Design Document Rev1.4 - Updated 2022.11
Xilinx raNVMe IP Multi-User Demo Reference Design Document Rev1.0 - New 2021.1
Xilinx raNVMe IP Data Stream Demo Reference Design Document Rev1.1 - Updated 2021.1
Xilinx raNVMe-IP Presentation Rev1.0XE - New 2020.8

SATA-IP

Intel SATA HCTL IP Datasheet Rev1.3 - Updated 2023.3
Intel SATA HCTL IP Reference Design Document Rev1.3 - Updated 2023.3
Intel SATA HCTL IP Demo Instruction Rev1.3 - Updated 2023.3
Intel SATA IP Datasheet Rev1.6 - Updated 2023.3
Intel FTP Server Demo Reference Design Document Rev1.0 - New 2020.2
Intel FTP Server Demo Instruction Rev1.0 - New 2020.2
Xilinx SATA AHCI IP Datasheet Rev1.5 - Updated 2022.11
Xilinx SATA AHCI IP Reference Design Document Rev1.3 - Updated 2022.11
Xilinx SATA AHCI IP Demo Instruction Document Rev1.3 - Updated 2022.11
Xilinx SATA IP Bridge Reference Design Document for KC705 Rev1.1 - Updated 2022.3
Xilinx SATA IP Datasheet Rev2.4 - Updated 2021.6
Xilinx SATA IP Device Reference Design Document for AC701 Rev1.0 - New 2021.6
Xilinx SATA IP Device Demo Instruction Document for AC701 Rev1.1 - Updated 2021.6

TOExxG-IP series

TOE100G-IP | TOE40G-IP | TOE25G-IP | TOE10G-IP | TOE1G-IP | EMAC-IP
Common PC software for TOExxG-IP evaluation - New 2021.9
Intel TOExxG IP Presentation Rev2.0AE - Updated 2021.8
Xilinx TOExxG IP Presentation Rev2.0XE - Updated 2021.8

TOE100G-IP

Common TOE100G IP Demo Instruction Document Rev1.2 - Updated 2023.4
Common TOE100G IP 2 Port Demo Instruction Document Rev1.0 - New 2022.5
Common TOE100G IP 4 Session Demo Instruction Document Rev1.0 - New 2022.3
Intel TOE100G/UDP100G IP FPGA board Setup Rev3.2 - Updated 2023.7
Intel TOE100G IP Reference Design Document Rev2.1 - Updated 2023.5
Intel TOE100G IP Datasheet Rev2.0 - Updated 2023.5
Intel TOE100G IP 4 Session Reference Design Document Rev1.1 - Updated 2022.3
Xilinx TOE100G IP Datasheet Rev2.0 - Updated 2023.5
Xilinx TOE100G/UDP100G IP FPGA board Setup Rev3.3 - Updated 2023.5
Xilinx TOE100G IP CPU demo Reference Design Document Rev2.0 - Updated 2023.5
Xilinx TOE100G-IP on Silicom NIC reference design Rev1.0 - New 2022.12
Xilinx TOE100G-IP on Silicom NIC card Demo Instruction Rev1.0 - New 2022.12
Xilinx FPGA setup for TOE100G-IP on Silicom NIC Rev1.0 - New 2022.12
Xilinx TOE100G-IP with DMA on Alveo Reference Design Document Rev1.0 - New 2022.9
Xilinx TOE100G-IP with DMA on Alveo Demo Instruction Document Rev1.0 - New 2022.9
Xilinx TOE100G-IP Alveo card Setup Rev1.0 - New 2022.9
Xilinx TOE100G IP 2 Port demo Reference Design Document Rev1.1 - Updated 2022.9
Xilinx TOE100G IP 4 Session Reference Design Document Rev1.1 - Updated 2022.9

TOE40G-IP

Intel TOE40G IP Datasheet Rev1.1 - Updated 2020.10
Xilinx TOE40G IP Datasheet Rev1.2 - Updated 2020.10
Xilinx TOE40G IP Demo Instruction Document Rev1.2 - Updated 2020.3

TOE25G-IP

Common TOE25G IP 4 Session Demo Instruction Document Rev1.0 - New 2023.1
Common TOE25G IP CPU Demo Instruction Document Rev1.3 - Updated 2022.5
Common TOE25G IP 2 Port Demo Instruction Document Rev1.0 - New 2022.5
Intel TOE25G IP Datasheet Rev1.3 - Updated 2023.5
Intel TOE25G IP Reference Design Document Rev1.2 - Updated 2023.5
Intel TOE/UDP25G IP demo FPGA board Setup Rev2.2 - Updated 2023.5
Xilinx TOE25G IP Datasheet Rev1.5 - Updated 2023.5
Xilinx TOE25G IP CPU demo Reference Design Document Rev1.4 - Updated 2023.5
Xilinx TOE/UDP25G IP demo FPGA board Setup Rev2.5 - Updated 2023.5
Xilinx TOE25G IP 4 Session Reference Design Document Rev1.0 - New 2023.1
Xilinx TOE25G IP 2 Port demo Reference Design Document Rev1.0 - New 2022.5
Xilinx FTP 25G Server Demo Reference Design Document Rev1.0 - New 2020.10
Xilinx FTP 25G Server demo Instruction Document Rev1.0 - New 2020.10
Xilinx FTP 25G Server demo FPGA board Setup Rev1.0 - New 2020.10

TOE10G-IP

Common TOE10G IP Demo Instruction Document Rev2.3 - Updated 2023.10
Intel TOE10G IP Datasheet Rev1.10 - Updated 2023.10
Intel TOE10G IP Reference Design Document Rev1.8 - Updated 2023.10
Intel TOE/UDP10G IP demo FPGA board Setup Rev3.2 - Updated 2022.4
Intel TOE10G IP loopback test instruction Rev1.0 - New 2021.9
Intel Presentation Rev1.2 - Updated 2021.2
Xilinx TOE/UDP10G IP demo FPGA board Setup Rev3.3 - Updated 2023.3
Xilinx TOE10G IP Reference Design Document Rev1.5 - Updated 2022.3
Xilinx FTP 10G Server Demo Reference Design Document Rev1.2 - Updated 2022.3
Xilinx FTP 10G Server Demo Instruction Document Rev2.0 - Updated 2020.7
Xilinx FTP 10G Server demo FPGA board Setup Rev2.1 - Updated 2022.3
Xilinx TOE10G IP Datasheet Rev1.14 - Updated 2021.4
Xilinx Presentation Rev1.3 - Updated 2021.2

EMAC-IP

Intel 10G EMAC IP Datasheet Rev1.2 - Updated 2021.9
Xilinx 25GEMAC/PCS+RS-FEC IP Datasheet Rev1.0 2023.4
Xilinx 25GEMAC/PCS+RS-FEC IP Reference Design Document Rev1.0 2023.4
Xilinx 25GEMAC/PCS+RS-FEC IP Demo Instruction Document Rev1.0 2023.4
Xilinx 10G25G EMAC IP Datasheet Rev1.3 - Updated 2020.8

TOE1G-IP

Common TOE1G IP CPU Demo Instruction Document Rev2.1 - Updated 2023.10
Intel TOE1G IP Reference Design Document Rev1.2 - Updated 2023.10
Intel TOE1G IP Datasheet Rev2.11 - Updated 2023.2
Intel TOE/UDP1G IP demo FPGA board Setup Rev2.0 - New 2021.2
Intel FTP Server Demo Reference Design Document Rev1.0 - New 2020.2
Intel FTP Server Demo Instruction Rev1.0 - New 2020.2
Intel 2 port Demo Reference Design Document Rev1.0 - New 2019.12
Intel 2 port Demo Instruction Document Rev1.0 - New 2019.12
Xilinx 2 port Demo Reference Design Document Rev1.4 - Updated 2023.8
Xilinx 2 port Demo Instruction Document Rev1.3 - Updated 2023.8
Xilinx TOE1G IP Datasheet Rev2.11 - Updated 2023.7
Xilinx TOE&UDP1G IP demo FPGA board Setup Rev3.0 - Updated 2020.11
Xilinx TOE1G IP Reference Design Document Rev1.1 - Updated 2020.7

UDPxxG-IP series

Common PC software for UDPxxG-IP evaluation - New 2021.9
Intel UDPxxG IP Presentation Rev1.1AE - Updated 2021.6
Xilinx UDPxxG IP Presentation Rev1.1XE - Updated 2021.6

UDP100G-IP

Common UDP100G IP Demo Instruction Document Rev1.1 - Updated 2021.8
Intel TOE100G/UDP100G IP FPGA board Setup Rev3.2 - Updated 2023.7
Intel UDP100G IP Datasheet Rev1.0 - New 2021.8
Intel UDP100G IP Reference Design Document Rev1.0 - New 2021.8
Xilinx TOE100G/UDP100G IP FPGA board Setup Rev3.3 - Updated 2023.5
Xilinx UDP100G IP Datasheet Rev1.1 - Updated 2021.11
Xilinx UDP100G IP Reference Design Document Rev1.0 - New 2021.8

UDP40G-IP

Intel UDP40G-IP Datasheet Rev1.1 - Updated 2020.10
Xilinx UDP40G-IP Datasheet Rev1.1 - Updated 2020.10

UDP25G-IP

Common UDP25G IP CPU Demo Instruction Document Rev1.0 - New 2021.6
Intel TOE/UDP25G IP demo FPGA board Setup Rev2.2 - Updated 2023.5
Intel UDP25G IP Reference Design Document Rev1.0 - New 2021.7
Intel UDP25G-IP Datasheet Rev1.0 - New 2021.6
Xilinx TOE/UDP25G IP demo FPGA board Setup Rev2.5 - Updated 2023.5
Xilinx UDP25G-IP Datasheet Rev1.1 - Updated 2023.3
Xilinx UDP25G IP Reference Design Document Rev1.1 - Updated 2023.3

UDP10G-IP

Common UDP10G IP CPU Demo Instruction Document Rev2.1 - Updated 2023.3
Intel UDP10G-IP Datasheet Rev1.3 - Updated 2023.10
Intel UDP10G IP Reference Design Document Rev1.4 - Updated 2023.10
Intel TOE/UDP10G IP demo FPGA board Setup Rev3.2 - Updated 2022.4
Xilinx UDP10G-IP Datasheet Rev1.5 - Updated 2023.3
Xilinx UDP10G IP Reference Design Document Rev1.4 - Updated 2023.3
Xilinx TOE/UDP10G IP demo FPGA board Setup Rev3.3 - Updated 2023.3

UDP1G-IP

Common UDP1G IP CPU Demo Instruction Document Rev2.0 - Updated 2021.2
Intel UDP1G IP Datasheet Rev1.5 - Updated 2021.3
Intel TOE/UDP1G IP demo FPGA board Setup Rev2.0 - New 2021.2
Intel UDP1G IP Reference Design Document Rev1.2 - Updated 2020.3
Xilinx TOE&UDP1G IP demo FPGA board Setup Rev3.0 - Updated 2020.11
Xilinx UDP1G-IP Datasheet Rev1.2 - Updated 2020.10

Low Latency Networking IP

Common LL UDP10GRx IP Demo Instruction Document Rev1.2 - Updated 2022.4
Common TOE10GLL IP 32 Sessions Demo Instruction Document Rev1.0 - New 2022.4
Common TOE10GLL IP Demo Instruction Document Rev1.1 - Updated 2022.4
Intel LL10GEMAC IP Datasheet 1.1 - Updated 2022.6
Intel TOE10GLL IP Reference Design Document Rev1.1 - Updated 2021.5
Intel TOE10GLL IP Datasheet 1.1 - Updated 2021.4
Intel LL UDP10GRx IP Datasheet 1.0 - New 2021.4
Intel LL UDP10GRx IP Reference Design Document Rev1.0 - New 2021.4
Intel LL UDP10GRx IP demo FPGA board Setup Rev1.0 - New 2021.4
Intel LL10GEMAC IP Reference Design Document Rev1.0 - New 2021.3
Intel LL10GEMAC IP Demo Instruction Document Rev1.0 - New 2021.3
Intel LL10GEMAC IP demo FPGA board Setup Rev1.0 - New 2021.3
Intel Presentation Rev1.0 - New 2020.4
Xilinx LL10GEMAC IP Datasheet 1.2 - Updated 2023.5
Xilinx LL10GEMAC IP with AAT demo Reference Design Document Rev1.1 - Updated 2023.5
Xilinx LL10GEMAC IP AAT Demo Instruction Document Rev1.2 - Updated 2023.5
Xilinx LL IPs AAT demo Reference Design Document Rev2.0 - Updated 2022.9
Xilinx LL IPs AAT Demo Instruction Document Rev1.1 - Updated 2022.9
Xilinx LL UDP10GRx IP Reference Design Document Rev1.2 - Updated 2022.4
Xilinx TOE10GLL IP 32 Session demo Reference Design Document Rev1.0 - New 2022.4
Xilinx TOE10GLL IP Reference Design Document Rev1.1 - Updated 2022.4
Xilinx TOE10GLL IP Datasheet Rev2.0 - Updated 2022.4
Xilinx LL UDP10GRx IP Datasheet 2.0 - Updated 2021.11
Xilinx LL UDP10GRx IP demo FPGA board Setup Rev1.1 - Updated 2021.11
Xilinx LL UDP10GRx IP 16 Session Reference Design Document Rev1.0 - New 2021.11
Xilinx LL UDP10GRx IP 16 Session Demo Instruction Document Rev1.0 - New 2021.11
Xilinx LL10GEMAC IP Demo Instruction Document Rev1.1 - Updated 2021.4
Xilinx LL10GEMAC IP demo FPGA board Setup Rev1.0 - New 2021.4
Xilinx LL10GEMAC IP Reference Design Document Rev1.1 - Updated 2021.4
Xilinx Presentation Rev1.0 - New 2020.4

TLS1.3 IP

Xilinx TLS1.3 Client 10Gbps IP Datasheet 1.00 - New 2023.9
Xilinx TLS1.3 Client 10Gbps IP Reference DesignDocument Rev1.00 - New 2023.9
Xilinx TLS1.3 Client 10Gbps IP Demo Instruction Document 1.00 - New 2023.9

AES256-XTS IP

Intel AES256-XTS-STG IP Datasheet 1.00 - Updated 2023.9
Intel AES256-XTS-STG IP with NVMe IP Reference Design Document Rev1.01 - New 2023.9
Intel AES256-XTS-STG IP Reference Design Document Rev1.00 - New 2023.8
Intel AES256-XTS-STG IP Demo Instruction Document 1.00 - New 2023.8
Intel AES256-XTS IP Datasheet 1.01 - Updated 2023.2
Intel AES256-XTS IP Reference Design Document Rev1.00 - New 2022.11
Intel AES256-XTS IP Demo Instruction Document 1.00 - New 2022.11
Xilinx AES256-XTS-STG IP Datasheet 1.00 - Updated 2023.9
Xilinx AES256-XTS-STG IP with NVMe IP Reference Design Document Rev1.01 - New 2023.9
Xilinx AES256-XTS-STG IP Reference Design Document Rev1.00 - New 2023.8
Xilinx AES256-XTS-STG IP Demo Instruction Document 1.00 - New 2023.8
Xilinx AES256-XTS IP Datasheet 1.01 - Updated 2023.2
Xilinx AES256-XTS IP Reference Design Document Rev1.00 - New 2022.11
Xilinx AES256-XTS IP Demo Instruction Document 1.00 - New 2022.11

AES256-GCM IP

Intel AES256-GCM-100G IP Datasheet 1.00 - New 2023.3
Intel AES256-GCM-100G IP Reference Design Document 1.00 - New 2023.3
Intel AES256-GCM-100G IP Demo Instruction Document 1.00 - New 2023.3
Intel AES256-GCM-10G25G IP Datasheet 1.03 - Updated 2023.2
Intel AES256-GCM-10G25G IP Reference Design Document 1.03 - Updated 2023.2
Intel AES256-GCM-10G25G IP Demo Instruction Document 1.03 - Updated 2023.2
Xilinx AES256-GCM-100G IP Demo Instruction Document 1.01 - Updated 2023.10
Xilinx AES256-GCM-10G25G IP Demo Instruction Document 1.04 - Updated 2023.10
Xilinx AES256-GCM-100G IP Datasheet 1.00 - New 2023.3
Xilinx AES256-GCM-100G IP Reference Design Document 1.00 - New 2023.3
Xilinx AES256-GCM-10G25G IP Datasheet 1.04 - Updated 2023.2
Xilinx AES256-GCM-10G25G IP Reference Design Document 1.03 - Updated 2022.9
Xilinx AES256-GCM-1G IP Datasheet 1.00 - New 2022.7
Xilinx AES256-GCM-1G IP Reference Design Document 1.00 - New 2022.7
Xilinx AES256-GCM-1G IP Demo Instruction Document 1.00 - New 2022.7

AES128/256-IP

Intel AES128 IP Reference Design Document Rev1.03 - Updated 2023.5
Intel AES256SS IP Datasheet 1.03 - Updated 2023.2
Intel AES256 IP Datasheet 1.03 - Updated 2023.2
Intel AES128 IP Datasheet 1.03 - Updated 2023.2
Intel AES256SS IP Reference Design Document Rev1.02 - New 2022.10
Intel AES256SS IP Demo Instruction Document 1.02 - New 2022.10
Intel AES256 IP Reference Design Document Rev1.03 - Updated 2022.10
Intel AES256 IP Demo Instruction Document 1.03 - Updated 2022.10
Intel AES128 IP Demo Instruction Document 1.02 - Updated 2022.10
Xilinx AES128 IP Reference Design Document Rev1.03 - Updated 2023.5
Xilinx AES256SS IP Datasheet 1.04 - Updated 2023.2
Xilinx AES256 IP Datasheet 1.04 - Updated 2023.2
Xilinx AES128 IP Datasheet 1.03 - Updated 2023.2
Xilinx AES256SS IP Reference Design Document Rev1.02 - New 2022.9
Xilinx AES256SS IP Demo Instruction Document 1.02 - New 2022.9
Xilinx AES256 IP Reference Design Document Rev1.02 - New 2022.8
Xilinx AES256 IP Demo Instruction Document 1.02 - New 2022.8
Xilinx AES128 IP Demo Instruction Document 1.02 - Updated 2022.8

SHA256-IP

Intel SHA256 IP Datasheet 1.00 - New 2021.1
Intel SHA256 IP Demo Instruction Document 1.00 - New 2021.1

tCAM-IP

Intel tCAM IP Search Replace Demo Reference Design Document for Agilex 7 I-series 1.00 - New 2023.7
Intel tCAM IP Search Replace Demo Instruction Document for Agilex 7 I-series 1.00 - New 2023.7
Intel tCAM IP Datasheet 1.02 - Updated 2021.3
Intel tCAM IP Search Replace Demo Reference Design Document 1.02 - Updated 2021.3
Intel tCAM IP Search Replace Demo Instruction Document 1.00 - New 2021.1
Intel Presentation Rev1.0 - New 2020.11
Intel tCAM IP Reference Design Document Rev1.00 - New 2020.8
Xilinx tCAM IP Datasheet 1.00 - New 2021.8
Xilinx tCAM IP Search Replace Demo Reference Design Document 1.00 - New 2021.8
Xilinx tCAM IP Search Replace Demo Instruction Document 1.00 - New 2021.7
Xilinx tCAM IP Demo Instruction Document 1.00 - New 2021.6
Xilinx Presentation Rev1.0 - New 2021.8

IPLock

Common How to transfer design with IPLock from ISE to Vivado - New 2022.4

Turnkey System

Xilinx Accelerated Algorithmic Trading (AAT) Demo Instruction Rev1.1 - Updated 2022.9
Xilinx Getting Started with Turnkey Accelerator Systems TKAS-D2101 - New 2021.11
Xilinx Presentation Rev1.0XE - New 2021.10
Xilinx Turnkey System TKAS series Product Leaflet - New 2021.8

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec 1 year


Alliance Partner




Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/13 Amornpan 205 Tower1, 11th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND