USB3.0-IP core compliants with the USB 3.0 specification Revision1.0 and work on AMD
7-Series, Spartan-6 and Virtex-6 device.
This IPcore provide link layer and protocol layer. Physical layer interfaces
to PHY chip by TI.
DesignGateway provide 1-hour limited bit file for AMD evaluation boards.
You can evaluate on AMD FPGA boards before purchasing the IPcore.
Document name | Download |
USB3.0-IP core Leaflet | Rev2.2 |
USB3.0-IP core Presentation | Rev1.7 |
FAT32 Data Recorder Presentation | Rev1.0 |
AB07-USB3FMC Board Manual | Rev2.0 |
Support Devices | Zynq-7000 ZC706, Virtex-7 VC707, Kintex-7 KC705 Spartan-6 SP605, Virtex-6 ML605 |
||||
IP core & Option |
Datasheet | Reference Design Document | Demo Instruction Document | Free Evaluation demo file * Ask password |
Demo Video |
USB3.0 Host-IP |
Rev1.4 | Rev1.0 | Rev1.4 | ZC706 VC707 KC705 SP605 ML605 |
|
USB3.0 Device-IP |
Rev1.4 | Rev1.1 | Rev1.3 | ZC706 KC705 SP605 ML605 |
USB3.0-IP core evaluation on SP605
(with AB07-USB3FMC adaptor board) |
USB3.0-IP core Host Reference Design
Support FAT32 commands |
Accessories for evaluation | Description |
AB07-USB3FMC | USB3.0-FMC adaptor board for AMD FPGA Boards USB3.0 TypeAtoA cable(1m) is attached. * Support FMC I/O voltage 2.5V only (does not support 1.8V-I/O such as VC707) |
AB07-USB3FMC-1.8VIF | USB3.0-FMC adaptor board for AMD FPGA Boards USB3.0 TypeAtoA cable(1m) is attached. * Support FMC I/O voltage 1.8V only (for VC707) |
Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/26 Amornpan 205 Tower1, 18th floor, Ratchadapisek7 (Nathong) Alley,
Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND
AI Lab
Faculty of Engineering, Chulalongkorn University, 12th floor, Engineering
4 Building (Charoenvidsavakham), Phayathai Rd., Wang Mai, Pathumwan, Bangkok,
10330 THAILAND