本文へスキップ

The Expert of IP Core & Embedded

NVMeG4 IP coreNVMe PCIe Gen4 SSD is available!!

NVMe-IP

NVMeG4 IP with PCIe Gen4 Soft IP enable the NVMe SSD interface for non-embedded PCIe Gen4 Hard IP Devices. Break the barriers of NVMe interface, Allow to build multi-channel RAID system with very high performance and lowest possible FPGA resources consumption.
This IP core license includes the reference design for Xilinx FPGA boards. It helps you to reduce development time and cost.

Features

  • Implement application layer, transaction layer,data link layer, and some parts of physical layer to access NVMe Gen4 SSD without CPU usage
  • Operate with Xilinx PCIe PHY IP, configured as 4-lane PCIe Gen4 (256-bit bus interface)
  • Include 256 Kbyte RAM to be data buffer
  • Simple user control I/F and FIFO interface for data port
  • Direct connect to Integrated Block for PCI Express from Xilinx by using 128-bit bus interface
  • Support 6 commands, i.e. IDENTIFY, WRITE, READ, Shutdown, SMART, and Flush
  • Supported NVMe device
    • Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
    • MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
    • MDTS (Maximum Data Transfer Size): 0 (no limitation) or at least 5 (128 Kbyte)
    • LBA unit: 512 byte or 4096 byte
  • exFAT & FAT32 file system management without CPU usage (Option)
  • Support PCIe Switch (Customize support, please ask us)
  • Reference design with AB18-PCIeX16 or AB17-M2FMC or AB16-PCIeXOVR adapter board available on Xilinx FPGA boards
    Available on Mouser

Block diagram




Document download

Please receive technical document update from DG News Letter. Subscribe to DG News

Common Documents

Document name Update (Revision)
NVMe-IP core Leaflet Rev2.3
NVMe-IP核 Rev2.4CX (中文)
NVMe-IP core Presentation Rev2.1
Article: NVMe PCIe Gen4 Host Controller Core by leveraging Xilinx's UltraScale+ GTY Transceivers 2020-6-2

Documents for each Device families

Document name Zynq UltraScale+ ZCU102
Virtex UltraScale+ VCU118
Kintex UltraScale KCU105
NVMeG4-IP with PCIe Gen4 Soft-IP NVMeG4-IP Datasheet Rev1.0
Reference Design Document Rev1.0
Demo Instruction Document Rev1.1
Evaluation demo file
*
ask password
VCU118
Demo Video
RAID0 Reference Design Document Rev1.0 (2ch RAID)
RAID0 Demo Instruction Document Rev1.0 (2ch RAID)
Evaluation demo file
*
ask password
VCU118 (2ch RAID)
NVMeG3-IP with PCIe Gen3 Soft-IP NVMeG3-IP Datasheet Rev1.1
Reference Design Document Rev1.0
Demo Instruction Document Rev1.1
Evaluation demo file
*
ask password
KCU105 / VCU118 / ZCU102
RAID0 Reference Design Document Rev1.0 (2ch RAID) / Rev1.0 (4ch RAID)
RAID0 Demo Instruction Document Rev1.0 (2ch RAID) / Rev1.1 (4ch RAID)
Evaluation demo file
*
ask password
2chRAID for ZCU102/ZCU106
4chRAID for VCU118

Free Bit file for evaluation


NVMeG4 IP
Evaluation demo on YouTube!!
The result of performance of NVMeG4-IP including PCIe Gen4 Soft IP inside on Xilinx VCU118 Write=4,288MB/sec Read=4670MB/sec.
Free evaluation demo is available on Xilinx FPGA boards.
Watch youtube demo





Merits of NVMeG4 IP with PCIe Gen4 Soft IP

NVMeG4 IP with PCIe Gen4 Soft IP enable the NVMe SSD interface for non-embedded PCIe Gen4 Hard IP Devices. Break the barriers of NVMe interface, Allow to build multi-channel RAID system with very high performance and lowest possible FPGA resources consumption. Watch NVMeG4 IP on VCU118 Demo on YouTube

Leveraging UltraScale+ transceiver, Enabling NVMe PCIe Gen4 SSD support for non-PCIe Gen4 Hard IP Devices

Enabling Virtex UltraScale+ (VCU118) to connect and access NVMe PCIe Gen4 SSD(s) with 2X performance over single NVMe PCIe Gen3 SSD. Ideally ultra high speed storage with compact form factor systems.

Small Resource Consumption

Dedicatedly designed and optimized for Standalone NVMe PCIe Gen4 Host Controller. The resource consumption increase just only 30% while achieving 200% performance increase over PCIe Gen3 systems.

Multi-channel NVMe RAID System

NVMe IP with PCIe Soft IP does not have the limitation depend on the number of PCIe Hard IPs built in the FPGA device. It is possible to build multi-channel RAID system which maximize the number of transceivers available on FPGA device.


Accessories for evaluation

Accessories for evaluation Description
AB16-PCIeXOVR PCIe Cross Over adapter board for Xilinx FPGA boards
Download manual

Purchase
AB17-M2FMC M.2-FMC adapter board for NVMe-IP evaluation. Able to connect 2 NVMe SSDs. * SSD is not included.
Download manual

Purchase
AB18-PCIeX16 PCIe x16 Lanes Crossover adapter board for NVMe-IP evaluation
Download manual

Purchase

About price and licence of this IP core, please contact Design Gateway.


Application example

NVMeG4-IP core is the best solution for applications which requires huge data transmission with high-speed.
Surveillance Camera Data Logger Video Editing System Medical Image Analysis Aerospace & Defense

Articles




Alliance Partner


Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
54 BB Building 14th Fl., Room No. 1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110,THAILAND