本文へスキップ

The Expert of IP Core & Embedded

┃

rmNVMe IPRandom access by Multiple Users To NVMe SSD Simultaneously Without CPU!

Features┃Block diagram┃Document Download
rmNVMe-IP

rmNVMe-IP (Random Access & Multi User NVMe IP) is very high performance NVMe Host Controller which is highly optimized for high-IOPS random access applications. rmNVMe-IP supports multiple user interfaces, each user can simultaneously read/write to a single NVMe SSD at the same time. This IP is designed for the application that requires very random access performance such as real-time sensors data fusion and processing, OS file systems offloading and NVMe SSD tester. By pure hardware logic implementation, rmNVMe-IP is best in class in energy efficient, high performance and low FPGA resource usages for next generation applications.

No CPU/DDR required
Standard Type		 No PCIe Hard IP required >500K IOPS random write access Multi user simultaneously access Random Access By Multiple Users
NVMe IP NVMeG4 IP raNVMe IP muNVMe IP rmNVMe IP
NVMe-IP core series Selection Guide to choose suitable solution

Features

  • NVMe host controller for access one NVMe SSD without CPU and external memory
  • Support two users to Write and Read one SSD simultaneously
    • User#0 (Main user): Identify, Shutdown, Read, SMART, and Flush
    • User#1 (Sub user): Write
  • Support multiple Write and Read commands for 4Kbyte random access
  • Configurable Command Depth of Write and Read command independently: 32 - 256 Commands
  • Buffer size depend on Command Depth: 128Kbyte (for 32 Commands) - 1Mbyte (for 256 Commands)
  • Simple user interface by using data stream interface
  • User clock frequency must be more than or equal to PCIe clock (250MHz for Gen4)
  • Operating with Integrated Block for PCI Express by using 4-lane Gen4 (256-bit bus interface)

Block Diagram
Coming soon, will be released in Q1 2023


* Click to show more detail
* Features and specifications are planned and subject to change without notice.

Document download

Please receive technical document update from DG News Letter. Subscribe to DG News
Technical document update page

Technical Documents

Support Devices Versal
IP core Datasheet Reference Design Document Demo Instruction Document FPGA Board Setup Evaluation demo file * ask password
Demo Video
rmNVMe-IP Coming soon, will be released in Q1 2023



Alliance Partner


Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/13 Amornpan 205 Tower1, 11th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND