本文へスキップ

The Expert of IP Core & Embedded


Random Access NVMe IP core> 500K IOPS random write access without CPU!

FeaturesBlock diagramDocument DownloadApplications
raNVMe-IP

raNVMe-IP (Random Access NVMe IP) is the new generation of NVMe-IP series which is intentionally optimized for random access and low latency time. raNVMe-IP can achieve more than 500K IOPS for random write access on high performance NVMe SSD without CPU intervention. Ideal for the application such as Database Search Application which requires multiple access to NVMe SSD with best performance.

No CPU/DDR required
Standard Type
No PCIe Hard IP required >500K IOPS random write access Multi user simultaneously access Random Access By Multiple Users
NVMe IP NVMeG4 IP raNVMe IP muNVMe IP rmNVMe IP
NVMe-IP core series Selection Guide to choose suitable solution

Features

  • NVMe host controller for access one NVMe SSD without CPU and external memory
  • Support up to 32 Write or Read commands for 4 Kbyte random access
  • High Performance and Compact resource
    • Write=592KIOPs, Read=226KIOPs
    • Resource usage: 2016ALMs, Block Memory=136KBytes
  • Support single command for Identify, Shutdown, SMART and Flush
  • Operating the same command at a time, not supporting Write and Read command in the same queue
  • Include 128 Kbyte RAM to be data buffer
  • Simple user interface by using data streaming interface
  • Supported NVMe device
    • Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
    • MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
    • MDTS (Maximum Data Transfer Size): At least 5 (128 Kbyte) or 0 (no limitation)
    • LBA unit: 512 byte
  • User clock frequency must be more than or equal to PCIe clock (250MHz for Gen3)
  • Operating with Avalon-ST Hard IP for PCIe by using 4-lane PCIe Gen3 (128-bit bus interface)
  • Reference design with AB18-PCIeX16 adapter board available on Altera (Intel) FPGA boards.
    Available on Mouser
  • Customized service for following features
    • Support Write and Read command in the same queue
    • Additional NVMe commands
    • RAM size modification, more than 32 commands or more than 4 Kbyte data size

Block diagram


* Click to show more detail

Document download

Please receive technical document update from DG News Letter. Subscribe to DG News
Technical document update page

Common Documents

Document name Update (Revision)
NVMe-IP core Leaflet Rev2.3
NVMe-IP核 Rev2.4CX (中文)
raNVMe-IP core Presentation Rev1.0AE
Introduction Video

Technical Documents

Support Devices Arria 10 GX, Arria 10 SX
IP core Datasheet Reference Design Document Demo Instruction Document FPGA Board Setup Free Evaluation demo file
* ask password
Demo Video
raNVMe-IP Rev1.1 Rev1.0 Rev1.4 Rev4.2 Arria 10 GX
Data Stream Demo Rev1.0 Rev1.1 Rev4.2 Arria 10 GX
Multiple User Demo Rev1.1 Rev1.1 Rev4.2 Arria 10 GX
Arria 10 SX


Accessories for evaluation

Accessories for evaluation Description
AB18-PCIeX16 PCIe x16 Lanes Crossover adapter board for NVMe-IP evaluation
Download manual

Purchase

About price and licence of this IP core, please contact Design Gateway.

Application example

Multiple user (host) sharing single SSD system
Data Stream Application (Video recording Start-Stop operation)

Articles




Alliance Partner



Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/26 Amornpan 205 Tower1, 18th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND