本文へスキップ

The Expert of IP Core & Embedded

|

muNVMe IPMultiple data stream access to NVMe SSD simultaneously without CPU!

Features┃Block diagram┃Document Download
muNVMe-IP

muNVMe-IP (Multi User NVMe IP) is designed and optimized for multiple data stream access to single NVMe SSD by multiple users simultaneously. muNVMe-IP can achieve close to SSD's maximum possible throughput for both mixed read/write and same direction access. This IP is recommended for the application that requires high performance & multiple data streaming or sequential access over single NVMe SSD by pure hardware logic without CPU/OS. Customization to increase the number of users is possible upon customer's requirements.

No CPU/DDR required
Standard Type		 No PCIe Hard IP required >500K IOPS random write access Multi user simultaneously access Random Access By Multiple Users
NVMe IP NVMeG4 IP raNVMe IP muNVMe IP rmNVMe IP
NVMe-IP core series Selection Guide to choose suitable solution

Features

  • NVMe host controller for access one NVMe SSD without CPU and external memory
  • Support 4 users to access one SSD simultaneously (Gen4)
  • Simple user interfaces by dgIF typeS
  • High speed (1 MB RAM per user) or Small memory (256 KB RAM per user)
  • Command support:
    • User#0 (Main user): Identify, Shutdown, Write, Read, SMART, and Flush
    • User#1-3 (Sub user): Write and Read
  • Supported NVMe device
    • Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
    • MPSMIN: 0 (4KB)
    • MDTS: At least 5 (128 KB) or 0 (no limitation)
    • LBA unit: 512 bytes or 4096 bytes
    • Support multiple queues
  • User clock frequency: More than or equal to a half of PCIe clock frequency (250 MHz for Gen4)
  • PCIe Gen4 Hard IP: 128-bit interface (P-Tile/F-Tile Avalon-ST Altera (Intel) FPGA for PCIe)
  • One muNVMe IP connects to one NVMe SSD directly
  • Available reference design:
  • Customized service for following features
    • Additional NVMe commands such as Format, Write Zeroes, and Sanitize
    • Increase user channel

Block diagram


* Click to view
* Features and specifications are planned and subject to change without notice.

Document download

Please receive technical document update from DG News Letter. Subscribe to DG News
Technical document update page

Technical Documents

Support Devices Agilex™ F series, Arria 10 GX
IP core Datasheet Reference Design Document Demo Instruction Document FPGA Board Setup Evaluation demo file
Demo Video
muNVMe-IP
(Gen4)		 Rev1.0 Rev1.1 Rev1.1 Rev4.2 Agilex-F
muNVMe-IP
(Gen3)		 Rev1.0 Rev1.0 Rev2.0 Rev4.2 Arria 10 GX

Application Example


muNVMe-IP is suitable data storage solutions for next generation 5G/6G base station or data logger.

Accessories for evaluation

Accessories for evaluation Description
AB18-PCIeX16 PCIe x16 Lanes Crossover adapter board for NVMe-IP evaluation
Download manual
Purchase

About price and licence of this IP core, please contact Design Gateway.



Alliance Partner



Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
89/26 Amornpan 205 Tower1, 18th floor, Ratchadapisek7 (Nathong) Alley, Ratchadapisek Road, Din Daeng, Bangkok, 10400 THAILAND

AI Lab
Faculty of Engineering, Chulalongkorn University, 12th floor, Engineering 4 Building (Charoenvidsavakham), Phayathai Rd., Wang Mai, Pathumwan, Bangkok, 10330 THAILAND